{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:49Z","timestamp":1759147609843,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206791","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"33-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["NBTI mitigation in microprocessor designs"],"prefix":"10.1145","author":[{"given":"Simone","family":"Corbetta","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Fornaciari","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278582"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2007.4378050"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2009.5383013"},{"volume-title":"Present and Future. In Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis","year":"2010","author":"Gustafsson J.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20080392"},{"key":"e_1_3_2_1_10_1","unstructured":"MASTAR - Model for Assessment of CMOS Technology and Roadmaps http:\/\/www.itrs.net\/models.html.  MASTAR - Model for Assessment of CMOS Technology and Roadmaps http:\/\/www.itrs.net\/models.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146959"},{"key":"e_1_3_2_1_12_1","unstructured":"NanGate Open Cell Library http:\/\/www.si2.org\/.  NanGate Open Cell Library http:\/\/www.si2.org\/."},{"key":"e_1_3_2_1_13_1","unstructured":"Predictive Technology Model http:\/\/ptm.asu.edu.  Predictive Technology Model http:\/\/ptm.asu.edu."},{"issue":"2","key":"e_1_3_2_1_14_1","first-page":"584","article-title":"Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. Solid-State Circuits","volume":"25","author":"Sakurai T.","year":"1990","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.43"},{"volume-title":"The Case for Lifetime Reliability-Aware Microprocessors. In International Symposium on Computer Architecture","year":"2004","author":"Srinivasan J.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810400"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899829"},{"key":"e_1_3_2_1_19_1","unstructured":"Superscalar simulator http:\/\/sourceforge.net\/projects\/sesc\/.  Superscalar simulator http:\/\/sourceforge.net\/projects\/sesc\/."},{"key":"e_1_3_2_1_20_1","unstructured":"The modified SPLASH-2 benchmark suite http:\/\/www.capsl.udel.edu\/splash\/.  The modified SPLASH-2 benchmark suite http:\/\/www.capsl.udel.edu\/splash\/."},{"key":"e_1_3_2_1_21_1","unstructured":"Trigonometry intense floating point benchmark http:\/\/www.fourmilab.ch\/fbench\/fbench.html.  Trigonometry intense floating point benchmark http:\/\/www.fourmilab.ch\/fbench\/fbench.html."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397254"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206791","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206791"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":24,"alternative-id":["10.1145\/2206781.2206791","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206791","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}