{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:31Z","timestamp":1759146811821,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206793","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"45-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Efficient selection and analysis of critical-reliability paths and gates"],"prefix":"10.1145","author":[{"given":"Jifeng","family":"Chen","sequence":"first","affiliation":[{"name":"University of Connecticut, Storrs, CT, USA"}]},{"given":"Shuo","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Connecticut, Storrs, CT, USA"}]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Connecticut, Storrs, CT, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"431","volume-title":"Custom Integrated Circuits Conference","author":"Nigam T.","year":"2009","unstructured":"T. Nigam , \"Impact of Transistor Level Degradation on Product Reliability,\" Custom Integrated Circuits Conference , pp. 431 -- 438 , September 2009 . T. Nigam, \"Impact of Transistor Level Degradation on Product Reliability,\" Custom Integrated Circuits Conference, pp. 431--438, September 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/LED.2002.805750"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1233501.1233601"},{"key":"e_1_3_2_1_4_1","first-page":"73","article-title":"GLACIER: A Hot Carrier Gate Level Circuit Characterization and Simulation System for VLSI Design","author":"Wu L. F.","year":"2000","unstructured":"L. F. Wu , J. K. Fang , H. Yonezawa , Y. Kawakami , N. Iwanishi , H. Yan , P. Chen , A. Chen , N. Koike , Y. Okamoto , C. Yeh , and Z. Liu , \" GLACIER: A Hot Carrier Gate Level Circuit Characterization and Simulation System for VLSI Design ,\" ISQED , pp. 73 -- 79 , 2000 . L. F. Wu, J. K. Fang, H. Yonezawa, Y. Kawakami, N. Iwanishi, H. Yan, P. Chen, A. Chen, N. Koike, Y. Okamoto, C. Yeh, and Z. Liu, \"GLACIER: A Hot Carrier Gate Level Circuit Characterization and Simulation System for VLSI Design,\" ISQED, pp. 73--79, 2000.","journal-title":"ISQED"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/TED.2008.919322"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits","author":"Paul B.","year":"2006","unstructured":"B. Paul , K. Kang , H. Kuuoglu , M. Alam , and K. Roy , \" Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits ,\" Design Automation and Test in Europe , pp. 1 -- 6 , March 2006 . B. Paul, K. Kang, H. Kuuoglu, M. Alam, and K. Roy, \"Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits,\" Design Automation and Test in Europe, pp. 1--6, March 2006.","journal-title":"Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1278480.1278574"},{"key":"e_1_3_2_1_8_1","first-page":"284","article-title":"Adaptive Techniques for Overcoming Performance Degradation due to Aging in Digital Circuits","author":"Kumar S.","year":"2009","unstructured":"S. Kumar , C. Kim , and S. Sapatnekar , \" Adaptive Techniques for Overcoming Performance Degradation due to Aging in Digital Circuits ,\" Design Automation Conference , pp. 284 -- 289 , 2009 . S. Kumar, C. Kim, and S. Sapatnekar, \"Adaptive Techniques for Overcoming Performance Degradation due to Aging in Digital Circuits,\" Design Automation Conference, pp. 284--289, 2009.","journal-title":"Design Automation Conference"},{"key":"e_1_3_2_1_9_1","first-page":"586","volume-title":"Automation & Test in Europe Conference & Exhibition DATE","author":"Mintarno E.","year":"2010","unstructured":"E. Mintarno , J. Skaf , R. Zhang , J. Velamala , Y. Cao , S. Boyd , R. Dutton , and S. Mitra , \" Optimized Self-Tuning for Circuit Aging,\" Design , Automation & Test in Europe Conference & Exhibition DATE , pp. 586 -- 591 , April 2010 . E. Mintarno, J. Skaf, R. Zhang, J. Velamala, Y. Cao, S. Boyd, R. Dutton, and S. Mitra, \"Optimized Self-Tuning for Circuit Aging,\" Design, Automation & Test in Europe Conference & Exhibition DATE, pp. 586--591, April 2010."},{"key":"e_1_3_2_1_10_1","first-page":"735","article-title":"An efficient Method to Identify Critical Gates under Circuit Aging","author":"Wang W.","year":"2007","unstructured":"W. Wang , Z. Wei , S. Yang , and Y. Cao , \" An efficient Method to Identify Critical Gates under Circuit Aging ,\" International Conference on Computer Aided Design , pp. 735 -- 740 , 2007 . W. Wang, Z. Wei, S. Yang, and Y. Cao, \"An efficient Method to Identify Critical Gates under Circuit Aging,\" International Conference on Computer Aided Design, pp. 735--740, 2007.","journal-title":"International Conference on Computer Aided Design"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/DFT.2008.49"},{"unstructured":"Synopsys http:\/\/www.synopsys.com\/  Synopsys http:\/\/www.synopsys.com\/","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1103\/PhysRevB.51.4218"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1146909.1147172"},{"key":"e_1_3_2_1_15_1","volume-title":"Hot-Carrier Effects in MOS Devices,\" Academic Press","author":"Takeda E.","year":"1995","unstructured":"E. Takeda , C. Yang , and A. Miura-Hamada , \" Hot-Carrier Effects in MOS Devices,\" Academic Press , 1995 . E. Takeda, C. Yang, and A. Miura-Hamada, \"Hot-Carrier Effects in MOS Devices,\" Academic Press, 1995."},{"key":"e_1_3_2_1_16_1","first-page":"548","article-title":"Alpha-Power Law MOSFET Model and Its Application to CMOS Logic","author":"Sakurai T.","year":"1990","unstructured":"T. Sakurai , et. al. , \" Alpha-Power Law MOSFET Model and Its Application to CMOS Logic ,\" JSSC , pp. 548 -- 594 , 1990 . T. Sakurai, et. al., \"Alpha-Power Law MOSFET Model and Its Application to CMOS Logic,\" JSSC, pp. 548--594, 1990.","journal-title":"JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1065579.1065793"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/1278480.1278573"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '12","name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","location":"Salt Lake City Utah USA"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206793","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206793"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":18,"alternative-id":["10.1145\/2206781.2206793","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206793","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}