{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040423,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206797","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"59-62","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["An optimized multicore cache coherence design for exploiting communication locality"],"prefix":"10.1145","author":[{"given":"Libo","family":"Huang","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"phThe Cache-Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions","author":"Tomasevic M.","year":"1994","unstructured":"M. Tomasevic and V. Milutinovic , phThe Cache-Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions , 1994 . M. Tomasevic and V. Milutinovic, phThe Cache-Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions, 1994."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.23"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_4_1","first-page":"251","volume-title":"HPCA '02","author":"Martin M. M. K.","year":"2002","unstructured":"M. M. K. Martin , D. J. Sorin , M. D. Hill , and D. A. Wood , \" Bandwidth adaptive snooping,\" in Proceedings of the 8th International Symposium on High-Performance Computer Architecture, ser . HPCA '02 , 2002 , pp. 251 -- 262 . M. M. K. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood, \"Bandwidth adaptive snooping,\" in Proceedings of the 8th International Symposium on High-Performance Computer Architecture, ser. HPCA '02, 2002, pp. 251--262."},{"key":"e_1_3_2_1_5_1","volume-title":"System and method of maintaining coherency in a distributed communication system","author":"Owner J.","year":"2006","unstructured":"J. Owner , M. Hummel , D. Meyer , and J. Keller , \" System and method of maintaining coherency in a distributed communication system ,\" June 2006 . J. Owner, M. Hummel, D. Meyer, and J. Keller, \"System and method of maintaining coherency in a distributed communication system,\" June 2006."},{"key":"e_1_3_2_1_6_1","volume-title":"dissertation","author":"Simoni R. T.","year":"1992","unstructured":"R. T. Simoni , Jr., \"Cache coherence directories for scalable multiprocessors,\" Ph. D. dissertation , 1992 , uMI Order No. GAX 93-02312. R. T. Simoni, Jr., \"Cache coherence directories for scalable multiprocessors,\" Ph.D. dissertation, 1992, uMI Order No. GAX93-02312."},{"key":"e_1_3_2_1_7_1","first-page":"312","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"Gupta A.","year":"1990","unstructured":"A. Gupta , W. D. Weber , and T. Mowry , \" Reducing memory and traffic requirements for scalable directory-based cache coherence schemes ,\" in Proceedings of International Conference on Parallel Processing , 1990 , pp. 312 -- 321 . A. Gupta, W. D. Weber, and T. Mowry, \"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes,\" in Proceedings of International Conference on Parallel Processing, 1990, pp. 312--321.","journal-title":"Proceedings of International Conference on Parallel Processing"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"e_1_3_2_1_10_1","first-page":"755","volume-title":"DATE '09","author":"Zuo W.","year":"2009","unstructured":"W. Zuo , S. Feng , Z. Qi , J. Weixing , L. Jiaxin , D. Ning , X. Licheng , T. Yuan , and Q. Baojun , \" Group-caching for noc based multicore cache coherent systems,\" in Proceedings of the Conference on Design, Automation and Test in Europe, ser . DATE '09 , 2009 , pp. 755 -- 760 . W. Zuo, S. Feng, Z. Qi, J. Weixing, L. Jiaxin, D. Ning, X. Licheng, T. Yuan, and Q. Baojun, \"Group-caching for noc based multicore cache coherent systems,\" in Proceedings of the Conference on Design, Automation and Test in Europe, ser. DATE '09, 2009, pp. 755--760."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353628"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.11"},{"key":"e_1_3_2_1_14_1","unstructured":"S. I. Association \"International technology roadmap for semiconductors \" in http:\/\/www.itrs.net 2008.  S. I. Association \"International technology roadmap for semiconductors \" in http:\/\/www.itrs.net 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_18_1","unstructured":"SPLASH \"http:\/\/www-flash.stanford.edu\/apps\/.\"  SPLASH \"http:\/\/www-flash.stanford.edu\/apps\/.\""},{"key":"e_1_3_2_1_19_1","unstructured":"CACTI \"www.hpl.hp.com\/research\/cacti\/.\"  CACTI \"www.hpl.hp.com\/research\/cacti\/.\""}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206797","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206797"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":19,"alternative-id":["10.1145\/2206781.2206797","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206797","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}