{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041002,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206801","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"75-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Top-down-based symmetrical buffered clock routing"],"prefix":"10.1145","author":[{"given":"Jin-Tai","family":"Yan","sequence":"first","affiliation":[{"name":"Chung Hua University, Hsinchu, Taiwan Roc"}]},{"given":"Ming-Chien","family":"Huang","sequence":"additional","affiliation":[{"name":"Chung Hua University, Hsinchu, Taiwan Roc"}]},{"given":"Zhi-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"Chung Hua University, Hsinchu, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123406"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127688"},{"key":"e_1_3_2_1_3_1","first-page":"336","volume-title":"Design Automation Conference","author":"Tsay R. S.","year":"1991","unstructured":"R. S. Tsay , \"Exact zero skew,\" Design Automation Conference , pp. 336 -- 339 , 1991 . R. S. Tsay, \"Exact zero skew,\" Design Automation Conference, pp.336--339, 1991."},{"key":"e_1_3_2_1_4_1","first-page":"17","volume-title":"Zero-skew clock routing trees with minimum wirelength,\" International Conference on ASICON","author":"Boese K. D.","year":"1992","unstructured":"K. D. Boese and A. B. Kahng , \" Zero-skew clock routing trees with minimum wirelength,\" International Conference on ASICON , pp. 17 -- 21 , 1992 . K. D. Boese and A. B. Kahng, \"Zero-skew clock routing trees with minimum wirelength,\" International Conference on ASICON, pp.17--21, 1992."},{"key":"e_1_3_2_1_5_1","first-page":"518","volume-title":"Zero skew clock net routing,\" Design Automation Conference","author":"Chao T. H.","year":"1992","unstructured":"T. H. Chao , Y. C. H. Hsu , and J. M. Ho , \" Zero skew clock net routing,\" Design Automation Conference , pp. 518 -- 523 , 1992 . T. H. Chao, Y. C. H. Hsu, and J. M. Ho, \"Zero skew clock net routing,\" Design Automation Conference, pp.518--523, 1992."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"key":"e_1_3_2_1_7_1","first-page":"381","volume-title":"Buffered clock tree for high quality IC design,\" International Symposium on Quality Electronic Design","author":"Chaturvedi R.","year":"2004","unstructured":"R. Chaturvedi and J. Hu , \" Buffered clock tree for high quality IC design,\" International Symposium on Quality Electronic Design , pp. 381 -- 386 , 2004 . R. Chaturvedi and J. Hu, \"Buffered clock tree for high quality IC design,\" International Symposium on Quality Electronic Design, pp.381--386, 2004."},{"key":"e_1_3_2_1_8_1","first-page":"395","volume-title":"Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization,\" Asia South-Pacific Design Automation Conference","author":"Shih X. W.","year":"2010","unstructured":"X. W. Shih , C. C. Cheng , Y. K. Ho , and Y. W. Chang , \" Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization,\" Asia South-Pacific Design Automation Conference , pp. 395 -- 400 , 2010 . X. W. Shih, C. C. Cheng, Y. K. Ho, and Y. W. Chang, \"Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization,\" Asia South-Pacific Design Automation Conference, pp.395--400, 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837296"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687442"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"e_1_3_2_1_12_1","unstructured":"http:\/\/ngspice.sourceforge.net\/  http:\/\/ngspice.sourceforge.net\/"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206801","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206801"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":12,"alternative-id":["10.1145\/2206781.2206801","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206801","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}