{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040702,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206802","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"79-82","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Optimal register-type selection during resource binding in flip-flop\/latch-based high-level synthesis"],"prefix":"10.1145","author":[{"given":"Keisuke","family":"Inoue","sequence":"first","affiliation":[{"name":"Japan Advanced Institute of Science and Technology, Ishikawa, Japan"}]},{"given":"Mineo","family":"Kaneko","sequence":"additional","affiliation":[{"name":"Japan Advanced Institute of Science and Technology, Ishikawa, Japan"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"volume-title":"Springer","year":"2007","author":"Chinnery D.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","first-page":"296","volume-title":"EURO-DAC","author":"Wu T.-Y.","year":"1996"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370513"},{"key":"e_1_3_2_1_4_1","first-page":"73","volume-title":"ASP-DAC","author":"Chen Y.","year":"2009"},{"key":"e_1_3_2_1_5_1","first-page":"435","volume-title":"ICCAD","author":"Kim T.","year":"2007"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37920"},{"key":"e_1_3_2_1_7_1","unstructured":"IBM ILOG CPLEX http:\/\/www.ilog.com\/  IBM ILOG CPLEX http:\/\/www.ilog.com\/"},{"key":"e_1_3_2_1_8_1","unstructured":"G. De Micheli Synthesis and Optimization of Digital Circuits New York: McGraw Hill 1994.   G. De Micheli Synthesis and Optimization of Digital Circuits New York: McGraw Hill 1994."}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":8,"alternative-id":["10.1145\/2206781.2206802","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206802","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}