{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040693,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206807","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"99-102","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["RAPA"],"prefix":"10.1145","author":[{"given":"Jiajia","family":"Jiao","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Yuzhuo","family":"Fu","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095915"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"e_1_3_2_1_4_1","first-page":"431","volume-title":"Asia and South Pacific Design Automation Conference","author":"Chang Yung-Chang","year":"2011","unstructured":"Yung-Chang Chang , Ching-Te Chiu , Shih-Yin Lin , Chung-Kai Liu , \" On the Design and Analysis of Fault Tolerant NoC Architecture Using Spare Routers\" , Asia and South Pacific Design Automation Conference , pp. 431 - 436 , ( 2011 ) Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the Design and Analysis of Fault Tolerant NoC Architecture Using Spare Routers\", Asia and South Pacific Design Automation Conference, pp. 431 - 436, (2011)"},{"key":"e_1_3_2_1_5_1","first-page":"381","volume-title":"IEEE International Symposium on Circuits and Systems","author":"Mediratta S.D.","year":"2007","unstructured":"S.D. Mediratta , J. Draper , \" Characterization of a Fault-tolerant NoC Router\" , IEEE International Symposium on Circuits and Systems , pp. 381 -- 384 , ( 2007 ) S.D. Mediratta, J. Draper, \"Characterization of a Fault-tolerant NoC Router\", IEEE International Symposium on Circuits and Systems, pp. 381--384, (2007)"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950908"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"E. Rijpkema K. Goossens A. Radulescu J. Dielissen J. van Meerbergen P. Wielage and E. Waterlander. \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\". DATE (2003).   E. Rijpkema K. Goossens A. Radulescu J. Dielissen J. van Meerbergen P. Wielage and E. Waterlander. \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\". DATE (2003).","DOI":"10.1007\/0-306-48727-6_4"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.42"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.21"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815976"},{"key":"e_1_3_2_1_12_1","unstructured":"Nirgam: http:\/\/nirgam.ecs.soton.ac.uk\/  Nirgam: http:\/\/nirgam.ecs.soton.ac.uk\/"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206807","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206807"}},"subtitle":["reliability-aware priority arbitration strategy for network on chip"],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":12,"alternative-id":["10.1145\/2206781.2206807","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206807","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}