{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040733,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206819","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"153-158","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A design approach dedicated to network-based and conflict-free parallel interleavers"],"prefix":"10.1145","author":[{"given":"Aroua","family":"Briki","sequence":"first","affiliation":[{"name":"Universit\u00e9 de Bretagne Sud \/ Lab-STICC, Lorient, France"}]},{"given":"Cyrille","family":"Chavet","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Bretagne Sud \/ Lab-STICC, Lorient, France"}]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Bretagne Sud \/ Lab-STICC, Lorient, France"}]},{"given":"Eric","family":"Martin","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Bretagne Sud \/ Lab-STICC, Lorient, France"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.334907"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020148"},{"key":"e_1_3_2_1_3_1","volume-title":"in High-Level Synthesis: from Algorithm to Digital Circuit","author":"Urard P.","year":"2008","unstructured":"P. Urard , Y. Joonhwan , K. Hyukmin , A. Gouraud , \" User needs\" , in High-Level Synthesis: from Algorithm to Digital Circuit , Springer , 2008 P. Urard, Y. Joonhwan, K. Hyukmin, A. Gouraud, \"User needs\", in High-Level Synthesis: from Algorithm to Digital Circuit, Springer, 2008"},{"key":"e_1_3_2_1_4_1","first-page":"247","volume-title":"international Conference on Parallel Processing","author":"Norton A.","year":"1987","unstructured":"A. Norton , E. Melton , \" A class of boolean linear transformations for conflict-free power-of-two stride access\" , international Conference on Parallel Processing , pp. 247 -- 254 , 1987 A.Norton, E.Melton, \"A class of boolean linear transformations for conflict-free power-of-two stride access\", international Conference on Parallel Processing, pp. 247--254, 1987"},{"key":"e_1_3_2_1_5_1","first-page":"343","volume-title":"proc.3rd Int. Symp.Turbo Codes, related Topics","author":"Gnaedig D.","year":"2003","unstructured":"D. Gnaedig , E. Boutillon , M. Jezequel , V.C. Gaudet , and P.G. Gulak , \" On multiple slice turbo codes \", in proc.3rd Int. Symp.Turbo Codes, related Topics , pp. 343 -- 346 , Brest , 2003 . D. Gnaedig, E. Boutillon, M. Jezequel, V.C. Gaudet, and P.G. Gulak, \"On multiple slice turbo codes\", in proc.3rd Int. Symp.Turbo Codes, related Topics, pp. 343--346, Brest, 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495535"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.858685"},{"key":"e_1_3_2_1_8_1","unstructured":"R. Dobkin M. Peleg and R. Ginosar \"Paralllel VLSI architectures and parallel interleaving design for low-latency MAP turbo turbo decoders\" Tech.RepCCIT-TR436  R. Dobkin M. Peleg and R. Ginosar \"Paralllel VLSI architectures and parallel interleaving design for low-latency MAP turbo turbo decoders\" Tech.RepCCIT-TR436"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020916"},{"key":"e_1_3_2_1_10_1","volume-title":"New York","author":"Benes V. E.","year":"1965","unstructured":"V. E. Benes , \" Mathematical Theory of connecting network and telephone traffic\" , New York , N.Y. : Academic , 1965 . V. E. Benes, \"Mathematical Theory of connecting network and telephone traffic\", New York, N.Y.: Academic, 1965."},{"key":"e_1_3_2_1_11_1","volume-title":"MPSOC","author":"When N.","year":"2004","unstructured":"N. When , \"SOC- Network for Interleaving in wireless Communications \", MPSOC , 2004 . N. When, \"SOC-Network for Interleaving in wireless Communications\", MPSOC, 2004."},{"key":"e_1_3_2_1_12_1","volume-title":"DATE","author":"Rosa A. La","year":"2004","unstructured":"A. La Rosa , C. Passerone , F. Gregoretti , L. Lavagno, Implementation of a UMTS turbodecoder on dynamically reconfigurable platform \", DATE , 2004 . A. La Rosa, C. Passerone, F. Gregoretti, L. Lavagno, Implementation of a UMTS turbodecoder on dynamically reconfigurable platform\", DATE, 2004."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.833353"},{"key":"e_1_3_2_1_14_1","volume-title":"DATE","author":"Muller O.","year":"2006","unstructured":"O. Muller , A. Baghdadi , M. Jezequel , \"ASIP-based multiprocessor SoC design for simple and double binary turbo decoding \", DATE , 2006 O. Muller, A. Baghdadi, M. Jezequel, \"ASIP-based multiprocessor SoC design for simple and double binary turbo decoding\", DATE, 2006"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391582"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"e_1_3_2_1_17_1","volume-title":"Electronics letters","author":"MacKay David J.C.","year":"1996","unstructured":"J.C. MacKay David and R.M. Neal , \" Near Shannon limit performance of low density parity check codes \", Electronics letters , July 1996 . J.C. MacKay David and R.M. Neal, \"Near Shannon limit performance of low density parity check codes\", Electronics letters, July 1996."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537955"},{"key":"e_1_3_2_1_19_1","first-page":"2946","volume-title":"proc. of the IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Chavet C.","year":"2007","unstructured":"C. Chavet , P. Coussy , P. Urard and E. Martin , \" A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver \", proc. of the IEEE International Symposium on Circuits and Systems (ISCAS) , pp. 2946 , New Orleans , May 2007 . C. Chavet, P. Coussy, P. Urard and E. Martin, \"A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver\", proc. of the IEEE International Symposium on Circuits and Systems (ISCAS), pp.2946, New Orleans, May 2007."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062751"},{"key":"e_1_3_2_1_21_1","unstructured":"IEEE 802.15.3a WPAN High Rate Alternative  IEEE 802.15.3a WPAN High Rate Alternative"},{"key":"e_1_3_2_1_22_1","volume-title":"proc of Future Network & Mobile Summit","author":"Gutierrez I.","year":"2010","unstructured":"I. Gutierrez , A. Mourad , J. Bas , S. Pfletschinger , G. Bacci , A. Bourdoux , H. Gierszal , \" DAVINCI Non-Binary LDPC codes : Performance and Complexity Assessment \", proc of Future Network & Mobile Summit , Italy , June 2010 . I. Gutierrez, A. Mourad, J. Bas, S. Pfletschinger, G.Bacci, A.Bourdoux, H.Gierszal, \"DAVINCI Non-Binary LDPC codes: Performance and Complexity Assessment\", proc of Future Network & Mobile Summit, Italy, June 2010."},{"key":"e_1_3_2_1_23_1","volume-title":"proc of ICT Mobile Summit","author":"Conde-Canencia L.","year":"2009","unstructured":"L. Conde-Canencia , E. Boutillon , A. Al-Ghouwayel, Complexity comparison of non-binary LDPC decoders \", proc of ICT Mobile Summit , Spain , June 2009 . L. Conde-Canencia, E. Boutillon, A. Al-Ghouwayel, Complexity comparison of non-binary LDPC decoders\", proc of ICT Mobile Summit, Spain, June 2009."}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206819","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206819"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":23,"alternative-id":["10.1145\/2206781.2206819","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206819","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}