{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040829,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206823","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"171-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Voltage island-driven power optimization for application specific network-on-chip design"],"prefix":"10.1145","author":[{"given":"Kan","family":"Wang","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Sheqin","family":"Dong","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Japan"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278509"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531558"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358087"},{"key":"e_1_3_2_1_4_1","first-page":"644","volume-title":"Proc. IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers","author":"Ma Q.","year":"2007","unstructured":"Ma , Q. , and Young , E.F.Y. : Voltage island-driven floorplanning . Proc. IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers , San Jose, CA , 2007 pp. 644 -- 649 Ma, Q., and Young, E.F.Y.: Voltage island-driven floorplanning. Proc. IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, San Jose, CA, 2007 pp. 644--649"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.103"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391511"},{"key":"e_1_3_2_1_8_1","first-page":"535","volume-title":"Proc. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, Taipei, Taiwan2010","author":"Yu B.","unstructured":"Yu , B. , Dong , S. , Chen , S. , and Goto , S .: Floorplanning and topology generation for application-specific network-on-chip . Proc. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, Taipei, Taiwan2010 pp. 535 -- 540 Yu, B., Dong, S., Chen, S., and Goto, S.: Floorplanning and topology generation for application-specific network-on-chip. Proc. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, Taipei, Taiwan2010 pp. 535--540"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233579"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233632"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326210"},{"key":"e_1_3_2_1_13_1","first-page":"264","volume-title":"Proc. Computer-Aided Design, 2008. ICCAD 2008. IEEE\/ACM International Conference on2008","author":"Wooyoung J.","unstructured":"Wooyoung , J. , Duo , D. , and Pan , D.Z .: A Voltage-Frequency Island aware energy optimization framework for networks-on-chip . Proc. Computer-Aided Design, 2008. ICCAD 2008. IEEE\/ACM International Conference on2008 pp. 264 -- 269 Wooyoung, J., Duo, D., and Pan, D.Z.: A Voltage-Frequency Island aware energy optimization framework for networks-on-chip. Proc. Computer-Aided Design, 2008. ICCAD 2008. IEEE\/ACM International Conference on2008 pp. 264--269"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973017"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840760"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"e_1_3_2_1_18_1","unstructured":"\"Lp_solve\".{Online} http:\/\/www.lpsolve.sourceforge.net\/5.5\/  \"Lp_solve\".{Online} http:\/\/www.lpsolve.sourceforge.net\/5.5\/"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206823","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206823"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":18,"alternative-id":["10.1145\/2206781.2206823","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206823","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}