{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041489,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206824","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"177-182","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Design-time performance evaluation of thermal management policies for SRAM and RRAM based 3D MPSoCs"],"prefix":"10.1145","author":[{"given":"David","family":"Brenner","sequence":"first","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, USA"}]},{"given":"Cory","family":"Merkel","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, USA"}]},{"given":"Dhireesha","family":"Kudithipudi","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_3_2_1_2_1","unstructured":"\"International Technology Roadmap for Semiconductors \" 2010. http:\/\/www.itrs.net\/reports.  \"International Technology Roadmap for Semiconductors \" 2010. http:\/\/www.itrs.net\/reports."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289846"},{"key":"e_1_3_2_1_4_1","first-page":"1410","volume-title":"Automation and Test in Europe","author":"Coskun A.","year":"2009"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"T. Brunschwiler S. Paredes U. Drechsler B. Michel W. Cesar G. Toral Y. Temiz and Y. Leblebici \"Validation of the porous-medium approach to model interlayer-cooled 3D-chip stacks \" in IEEE International Conference on 3D System Integration pp. 1--10 Sept. 2009.  T. Brunschwiler S. Paredes U. Drechsler B. Michel W. Cesar G. Toral Y. Temiz and Y. Leblebici \"Validation of the porous-medium approach to model interlayer-cooled 3D-chip stacks \" in IEEE International Conference on 3D System Integration pp. 1--10 Sept. 2009.","DOI":"10.1109\/3DIC.2009.5306530"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164540"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2158272"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.65"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.77"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123048"},{"volume-title":"Department of Computer Science","year":"2009","author":"Gebhart M.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"IEEE International Conference on 3D System Integration","author":"Lewis D.","year":"2009"},{"key":"e_1_3_2_1_15_1","first-page":"197","volume-title":"ASP-DAC 2011","author":"Chang M.-F.","year":"2011"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Automation and Test in Europe","author":"Xu C.","year":"2011"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"A. Sridhar A. Vincenzi M. Ruggiero T. Brunschwiler and D. Atienza \"3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling \" in 2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) pp. 463--470 Nov. 2010.   A. Sridhar A. Vincenzi M. Ruggiero T. Brunschwiler and D. Atienza \"3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling \" in 2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) pp. 463--470 Nov. 2010.","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"e_1_3_2_1_20_1","first-page":"22","volume-title":"ASSCC '07","author":"Shah M.","year":"2007"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206824","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206824"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":21,"alternative-id":["10.1145\/2206781.2206824","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206824","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}