{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041050,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206834","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"215-220","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["An efficient approach for designing and minimizing reversible programmable logic arrays"],"prefix":"10.1145","author":[{"given":"Sajib Kumar","family":"Mitra","sequence":"first","affiliation":[{"name":"Samsung Bangladesh R&D Center Limited, Dhaka, Bangladesh"}]},{"given":"Lafifa","family":"Jamal","sequence":"additional","affiliation":[{"name":"University of Dhaka, Dhaka, Bangladesh"}]},{"given":"Mineo","family":"Kaneko","sequence":"additional","affiliation":[{"name":"Japan Advanced Institute of Sci. and Tech., Ishikawa, Japan"}]},{"given":"Hafiz Md.","family":"Hasan Babu","sequence":"additional","affiliation":[{"name":"University of Dhaka, Dhaka, Bangladesh"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.35"},{"key":"e_1_3_2_1_4_1","volume-title":"Semiconductor Conf.","author":"Schrom G.","year":"2002","unstructured":"G. Schrom and S. Selberherr . Ultra-low-power cmos technology . In Semiconductor Conf. , Romania , 2002 . G. Schrom and S. Selberherr. Ultra-low-power cmos technology. In Semiconductor Conf., Romania, 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/35051009"},{"key":"e_1_3_2_1_6_1","volume-title":"Quantum computation and quantum information","author":"Nielsen M. A.","year":"2001","unstructured":"M. A. Nielsen and I. L. Chuang . Quantum computation and quantum information , 2001 . M. A. Nielsen and I. L. Chuang. Quantum computation and quantum information, 2001."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/2\/007"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0098"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.277608"},{"key":"e_1_3_2_1_10_1","first-page":"197","volume-title":"International Workshop on Logic Synthesis","author":"Mishchenko A.","year":"2002","unstructured":"A. Mishchenko and M. Perkowski . Logic synthesis of reversible wave cascades . In International Workshop on Logic Synthesis , pages 197 -- 202 , June 2002 . A. Mishchenko and M. Perkowski. Logic synthesis of reversible wave cascades. In International Workshop on Logic Synthesis, pages 197--202, June 2002."},{"key":"e_1_3_2_1_11_1","first-page":"245","volume-title":"International Workshop on Logic Synthesis","author":"Perkowski M.","year":"2001","unstructured":"M. Perkowski , A. B. P. Kerntof and et al. Regularity and symmetry as a base of efficient realization of reversible logic circuits . In International Workshop on Logic Synthesis , pages 245 -- 252 , June 2001 . M. Perkowski, A. B. P. Kerntof and et al. Regularity and symmetry as a base of efficient realization of reversible logic circuits. In International Workshop on Logic Synthesis, pages 245--252, June 2001."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.18"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSAE.2011.5952845"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.04.003"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"e_1_3_2_1_18_1","first-page":"632","article-title":"Reversible computing","volume":"85","author":"Toffoli T.","year":"1980","unstructured":"T. Toffoli . Reversible computing . MIT Lab for Comp. Sci. , 85 : 632 -- 644 , 1980 . T. Toffoli. Reversible computing. MIT Lab for Comp. Sci., 85:632--644, 1980.","journal-title":"MIT Lab for Comp. Sci."},{"issue":"6","key":"e_1_3_2_1_19_1","first-page":"723","article-title":"Reasoning about naming systems","volume":"22","author":"Shende V. V.","year":"2003","unstructured":"V. V. Shende , A. Prasad , I. Markov , and J. Hayes . Reasoning about naming systems . IEEE Trans. CAD , 22 ( 6 ): 723 -- 729 , 2003 . V. V. Shende, A. Prasad, I. Markov, and J. Hayes. Reasoning about naming systems. IEEE Trans. CAD, 22(6):723--729, 2003.","journal-title":"IEEE Trans. CAD"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206834","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206834"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":19,"alternative-id":["10.1145\/2206781.2206834","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206834","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}