{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041314,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206838","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"233-238","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Stepwise sleep depth control for run-time leakage power saving"],"prefix":"10.1145","author":[{"given":"Seidai","family":"Takeda","sequence":"first","affiliation":[{"name":"The university of Tokyo, Tokyo, Japan"}]},{"given":"Shinobu","family":"Miwa","sequence":"additional","affiliation":[{"name":"The university of Tokyo, Tokyo, Japan"}]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[{"name":"Shibaura Institute of Technology, Tokyo, Japan"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[{"name":"The university of Tokyo, Tokyo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"issue":"11","key":"e_1_3_2_1_1_1","first-page":"1770","article-title":"A 0.9-V, 150-MHz, 10-mW, 4mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme","volume":"31","author":"Kuroda T.","year":"1996","unstructured":"T. Kuroda , , \" A 0.9-V, 150-MHz, 10-mW, 4mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme ,\" JSSC , vol. 31 , no. 11 , pp. 1770 -- 1779 , 1996 . T. Kuroda, et al., \"A 0.9-V, 150-MHz, 10-mW, 4mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme,\" JSSC, vol.31, no.11, pp.1770--1779, 1996.","journal-title":"JSSC"},{"issue":"8","key":"e_1_3_2_1_2_1","first-page":"847","article-title":"1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS","volume":"30","author":"Mutoh S.","year":"1995","unstructured":"S. Mutoh , , \" 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS ,\" JSSC , vol. 30 , no. 8 , pp. 847 -- 854 , Aug. 1995 . S. Mutoh, et al., \"1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS,\" JSSC, vol.30, no.8, pp.847--854, Aug. 1995.","journal-title":"JSSC"},{"key":"e_1_3_2_1_3_1","first-page":"58","article-title":"A family of 45nm IA processors","author":"Kumar R.","year":"2009","unstructured":"R. Kumar , G. Hinton , \" A family of 45nm IA processors ,\" ISSCC , pp. 58 -- 59 , 2009 . R. Kumar, G. Hinton, \"A family of 45nm IA processors,\" ISSCC, pp.58--59, 2009.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_4_1","first-page":"2200","article-title":"Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor","author":"Kanno Y.","year":"2006","unstructured":"Y. Kanno , , \" Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor ,\" ISSCC , pp. 2200 -- 2209 , 2006 . Y. Kanno, et al., \"Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor,\" ISSCC, pp.2200--2209, 2006.","journal-title":"ISSCC"},{"issue":"11","key":"e_1_3_2_1_5_1","first-page":"1838","article-title":"Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors","volume":"38","author":"Tschanz J.","year":"2003","unstructured":"J. Tschanz , , \" Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors ,\" JSSC , vol. 38 , no. 11 , pp. 1838 -- 1845 , 2003 . J. Tschanz, et al., \"Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors,\" JSSC, vol.38, no.11, pp.1838--1845, 2003.","journal-title":"JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_3_2_1_7_1","first-page":"155","article-title":"A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals","author":"Usami K.","year":"2006","unstructured":"K. Usami , N. Ohkubo , \" A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals ,\" ICCD , pp. 155 -- 161 , 2006 . K. Usami, N. Ohkubo, \"A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals,\" ICCD, pp.155--161, 2006.","journal-title":"ICCD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ISQED.2006.102"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/ISQED.2009.4810281"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/VLSI.Design.2010.86"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/VLSID.2011.29"},{"key":"e_1_3_2_1_12_1","volume-title":"Efficient Leakage Power Saving by Sleep Depth Controlling forMulti-mode Power Gating,\" ISQED","author":"Takeda S.","year":"2012","unstructured":"S. Takeda , , \" Efficient Leakage Power Saving by Sleep Depth Controlling forMulti-mode Power Gating,\" ISQED , 2012 . S. Takeda, et al., \"Efficient Leakage Power Saving by Sleep Depth Controlling forMulti-mode Power Gating,\" ISQED, 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1594233.1594331"},{"key":"e_1_3_2_1_14_1","first-page":"632","article-title":"Stretching the Limit of Microarchitectural Level Leakage Control with Adaptive Light-Weight Vth Hopping","author":"Xu H.","year":"2010","unstructured":"H. Xu , , \" Stretching the Limit of Microarchitectural Level Leakage Control with Adaptive Light-Weight Vth Hopping ,\" ICCAD , pp. 632 -- 636 , 2010 . H. Xu, et al., \"Stretching the Limit of Microarchitectural Level Leakage Control with Adaptive Light-Weight Vth Hopping,\" ICCAD, pp.632--636, 2010.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_15_1","volume-title":"Fundamentals of modern VLSI devices","author":"Taur Y.","year":"1998","unstructured":"Y. Taur , T. H. Ning , Fundamentals of modern VLSI devices , Cambridge University Press , 1998 . Y. Taur, T. H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, 1998."},{"key":"e_1_3_2_1_16_1","volume-title":"Iterative Computer Algorithms with Applications in Engineering","author":"Sait S. M.","year":"1999","unstructured":"S. M. Sait , H. Youssef , Iterative Computer Algorithms with Applications in Engineering , IEEE Computer Society Press , 1999 . S. M. Sait, H. Youssef, Iterative Computer Algorithms with Applications in Engineering, IEEE Computer Society Press, 1999."},{"unstructured":"Pipeline simulator onikiri 2 http:\/\/www.mtl.t.u-tokyo.ac.jp\/~onikiri2\/.  Pipeline simulator onikiri 2 http:\/\/www.mtl.t.u-tokyo.ac.jp\/~onikiri2\/.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","first-page":"618","article-title":"Run-time Active Leakage Reduction by Power Gating and Reverse Body Biasing: An Energy View","author":"Xu H.","year":"2008","unstructured":"H. Xu , , \" Run-time Active Leakage Reduction by Power Gating and Reverse Body Biasing: An Energy View ,\" ICCD , pp. 618 -- 625 , 2008 . H. Xu, et al., \"Run-time Active Leakage Reduction by Power Gating and Reverse Body Biasing: An Energy View,\" ICCD, pp.618--625, 2008.","journal-title":"ICCD"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '12","name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","location":"Salt Lake City Utah USA"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206838","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206838"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":18,"alternative-id":["10.1145\/2206781.2206838","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206838","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}