{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:35Z","timestamp":1758893495769,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206839","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"239-244","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["An efficient power estimation methodology for complex RISC processor-based platforms"],"prefix":"10.1145","author":[{"given":"Santhosh Kumar","family":"Rethinagiri","sequence":"first","affiliation":[{"name":"INRIA-Lille Nord Europe\/University of valenciennes, Valenciennes, France"}]},{"given":"Rabie","family":"Ben Atitallah","sequence":"additional","affiliation":[{"name":"University of Valenciennes, Valenciennes, France"}]},{"given":"Jean-Luc","family":"Dekeyser","sequence":"additional","affiliation":[{"name":"University of Lille 1, Lille, France"}]},{"given":"Eric","family":"Senn","sequence":"additional","affiliation":[{"name":"University of Bretagne South, Lorient, France"}]},{"given":"Smail","family":"Niar","sequence":"additional","affiliation":[{"name":"University of Valenciennes, Valenciennes, France"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"EDA","author":"Bailey B.","year":"2008","unstructured":"B. Bailey . System level virtual prototyping becomes a reality with OVP donation from imperas. Technical report , EDA , June 2008 . B. Bailey. System level virtual prototyping becomes a reality with OVP donation from imperas. Technical report, EDA, June 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030268"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_4_1","volume-title":"The Analysis and Practice on Open Source Embedded System Software-Based on SkyEye and ARM Developing Platform","author":"Chen Y.","year":"2004","unstructured":"Y. Chen . The Analysis and Practice on Open Source Embedded System Software-Based on SkyEye and ARM Developing Platform . Beihang University Press , 2004 . Y. Chen. The Analysis and Practice on Open Source Embedded System Software-Based on SkyEye and ARM Developing Platform. Beihang University Press, 2004."},{"key":"e_1_3_2_1_5_1","unstructured":"N. Dhanwada R. A. Bergamaschi W. W. Dungan I. Nair P. Gramann W. E. Dougherty and I.-C. Lin. Transaction-level modeling for architectural and power analysis of powerpc and coreconnect-based systems.  N. Dhanwada R. A. Bergamaschi W. W. Dungan I. Nair P. Gramann W. E. Dougherty and I.-C. Lin. Transaction-level modeling for architectural and power analysis of powerpc and coreconnect-based systems."},{"key":"e_1_3_2_1_6_1","volume-title":"Energy and power consumption estimation for embedded applications and operating systems. Journal of Low Power Electronics (JOLPE), 5(3)","author":"Dhouib S.","year":"2009","unstructured":"S. Dhouib , J.-P. Diguet , D. Blouin , and J. Laurent . Energy and power consumption estimation for embedded applications and operating systems. Journal of Low Power Electronics (JOLPE), 5(3) , 2009 . S. Dhouib, J.-P. Diguet, D. Blouin, and J. Laurent. Energy and power consumption estimation for embedded applications and operating systems. Journal of Low Power Electronics (JOLPE), 5(3), 2009."},{"key":"e_1_3_2_1_7_1","unstructured":"Imperas Inc. OVP World home page. http:\/\/www.ovpworld.org\/.  Imperas Inc. OVP World home page. http:\/\/www.ovpworld.org\/."},{"key":"e_1_3_2_1_8_1","unstructured":"ITRS. Design 2010 edition. http:\/\/public.itrs.net\/ 2010.  ITRS. Design 2010 edition. http:\/\/public.itrs.net\/ 2010."},{"key":"e_1_3_2_1_9_1","first-page":"311","volume-title":"Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS'01","author":"Laurent J.","year":"2001","unstructured":"J. Laurent , N. Julien , and E. Martin . High level energy estimation for DSP systems . In Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS'01 , pages 311 -- 316 , 2001 . J. Laurent, N. Julien, and E. Martin. High level energy estimation for DSP systems. In Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS'01, pages 311--316, 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.968987"},{"key":"e_1_3_2_1_11_1","first-page":"15","volume-title":"Fourteenth International Workshop on Power and Timing Modeling (PATMOS 2004","author":"Laurent J.","year":"2004","unstructured":"J. Laurent , N. Julien , and E. Martin . Softexplorer: estimation, characterization and optimization of the power and energy consumption at the algorithmic level . In Fourteenth International Workshop on Power and Timing Modeling (PATMOS 2004 ), pages 15 -- 17 , Santorini, Greece , September 2004 . J. Laurent, N. Julien, and E. Martin. Softexplorer: estimation, characterization and optimization of the power and energy consumption at the algorithmic level. In Fourteenth International Workshop on Power and Timing Modeling (PATMOS 2004), pages 15--17, Santorini, Greece, September 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118431"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084874"},{"key":"e_1_3_2_1_14_1","unstructured":"Open SystemC Initiative. Systemc 2008. World Wide Web document URL: http:\/\/www.systemc.org\/.  Open SystemC Initiative. Systemc 2008. World Wide Web document URL: http:\/\/www.systemc.org\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2009.94"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206839","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206839"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":17,"alternative-id":["10.1145\/2206781.2206839","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206839","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}