{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040715,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206840","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"245-250","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ADAM"],"prefix":"10.1145","author":[{"given":"Bojan","family":"Maric","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC) and Universitat Politecnica de Catalunya (UPC), Barcelona, Spain"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Spain"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC) and Universitat Politecnica de Catalunya (UPC), Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946525"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_3_2_1_3_1","unstructured":"ARM. Cortex-A5TM Technical Reference Manual.  ARM. Cortex-A5TM Technical Reference Manual."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_5_1","first-page":"41","author":"Chen J.","year":"2006","unstructured":"J. Chen , L. Clark , and T.-H. Chen . An ultra-low-power memory with a subthreshold power supply voltage. IEEE JSSC , 41 , 2006 . J. Chen, L. Clark, and T.-H. Chen. An ultra-low-power memory with a subthreshold power supply voltage. IEEE JSSC, 41, 2006.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326213"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771813"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674326"},{"key":"e_1_3_2_1_9_1","volume-title":"ISCA","author":"Flautner K.","year":"2002","unstructured":"K. Flautner : Simple techniques for reducing leakage power . In ISCA , 2002 . K. Flautner et al. Drowsy caches: Simple techniques for reducing leakage power. In ISCA, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30121-9_21"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.12"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-72763-9","volume-title":"Cardiac Pacing for the Clinician","author":"Kusumoto F.","year":"2008","unstructured":"F. Kusumoto and N. Goldschlager . Cardiac Pacing for the Clinician . Springer Science +Business Media LLC, 2008 . F. Kusumoto and N. Goldschlager. Cardiac Pacing for the Clinician. Springer Science+Business Media LLC, 2008."},{"key":"e_1_3_2_1_15_1","volume-title":"MICRO","author":"Lee C.","year":"1997","unstructured":"C. Lee : A tool for evaluating and synthesizing multimedia and communication systems . In MICRO , 1997 . C. Lee et al. Mediabench: A tool for evaluating and synthesizing multimedia and communication systems. In MICRO, 1997."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016619"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24606-0_21"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206840","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206840"}},"subtitle":["an efficient data management mechanism for hybrid high and ultra-low voltage operation caches"],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":19,"alternative-id":["10.1145\/2206781.2206840","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206840","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}