{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:03:57Z","timestamp":1762430637246,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206847","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"271-274","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A novel hybrid FIFO asynchronous clock domain crossing interfacing method"],"prefix":"10.1145","author":[{"given":"Zaid","family":"Al-bayati","sequence":"first","affiliation":[{"name":"Concordia University, Montreal, PQ, Canada"}]},{"given":"Otmane","family":"Ait Mohamed","sequence":"additional","affiliation":[{"name":"Concordia University, Montreal, PQ, Canada"}]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[{"name":"Tennessee Tech. University, Cookeville, TN, USA"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"volume-title":"Globally-Asynchronous Locally-Synchronous Systems. Ph.D.dissertion","author":"Chapiro D.","key":"e_1_3_2_1_1_1","unstructured":"Chapiro , D. 1984. Globally-Asynchronous Locally-Synchronous Systems. Ph.D.dissertion . Stanford University . Chapiro, D. 1984. Globally-Asynchronous Locally-Synchronous Systems. Ph.D.dissertion. Stanford University."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"e_1_3_2_1_3_1","volume-title":"Data Synchronization Issues in GALS SoCs. in 10th IEEE International Symposium on Asynchronous Circuits and Systems","author":"Dobkin R.","year":"2004","unstructured":"Dobkin , R. , Ginosar , R. , and Sotiriou , C.P . 2004 . Data Synchronization Issues in GALS SoCs. in 10th IEEE International Symposium on Asynchronous Circuits and Systems , April 2004 , 170--179. Dobkin, R., Ginosar, R., and Sotiriou, C.P. 2004. Data Synchronization Issues in GALS SoCs. in 10th IEEE International Symposium on Asynchronous Circuits and Systems, April 2004, 170--179."},{"key":"e_1_3_2_1_4_1","unstructured":"ITRS 2009 available online at http:\/\/www.itrs.net\/Links\/2009ITRS\/Home2009.htm.  ITRS 2009 available online at http:\/\/www.itrs.net\/Links\/2009ITRS\/Home2009.htm."},{"volume-title":"Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC'00)","author":"Muttersbach J.","key":"e_1_3_2_1_5_1","unstructured":"Muttersbach , J. , Villiger , T. , and Fichtner , W . 2000. Practical Design of Globally-Asynchronous Locally-Synchronous Systems . In Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC'00) , 52--59. Muttersbach, J., Villiger, T., and Fichtner, W. 2000. Practical Design of Globally-Asynchronous Locally-Synchronous Systems. In Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC'00), 52--59."},{"key":"e_1_3_2_1_6_1","unstructured":"Rabaey J. M. Chandrakasan A. and Nikolic D. 2003. Digital Integrated Circuits 2nd ed. Prentice Hall.  Rabaey J. M. Chandrakasan A. and Nikolic D. 2003. Digital Integrated Circuits 2nd ed. Prentice Hall."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206847","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206847"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":7,"alternative-id":["10.1145\/2206781.2206847","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206847","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}