{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041457,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206850","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"283-286","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A framework for high-level synthesis of heterogeneous MP-SoC"],"prefix":"10.1145","author":[{"given":"Youenn","family":"Corre","sequence":"first","affiliation":[{"name":"Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France"}]},{"given":"Jean-Philippe","family":"Diguet","sequence":"additional","affiliation":[{"name":"Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France"}]},{"given":"Dominique","family":"Heller","sequence":"additional","affiliation":[{"name":"Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France"}]},{"given":"Lo\u00efc","family":"Lagadec","sequence":"additional","affiliation":[{"name":"Lab-STICC, Universit\u00e9 de Bretagne Occidentale, Brest, France"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Reconfigurable Computing in the Multi-Core Era. In International Workshop on Highly Efficient Accelerators and Reconfigurable Technologies (HEART) 2010","author":"Benkrid K.","year":"2010","unstructured":"K. Benkrid . Reconfigurable Computing in the Multi-Core Era. In International Workshop on Highly Efficient Accelerators and Reconfigurable Technologies (HEART) 2010 , 2010 . K. Benkrid. Reconfigurable Computing in the Multi-Core Era. In International Workshop on Highly Efficient Accelerators and Reconfigurable Technologies (HEART) 2010, 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289823"},{"key":"e_1_3_2_1_3_1","first-page":"471","article-title":"The semantics of a simple language for parallel programming","volume":"74","author":"Kahn G.","year":"1974","unstructured":"G. Kahn . The semantics of a simple language for parallel programming . Information processing , 74 : 471 -- 475 , 1974 . G. Kahn. The semantics of a simple language for parallel programming. Information processing, 74:471--475, 1974.","journal-title":"Information processing"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455230"},{"key":"e_1_3_2_1_5_1","first-page":"129","volume-title":"Proceedings of the International Forum on Specification & Design Languages (FDL'06)","author":"Falk J.","unstructured":"J. Falk Efficient representation and simulation of model-based designs in SystemC . In Proceedings of the International Forum on Specification & Design Languages (FDL'06) , pages 129 -- 134 . J. Falk et al. Efficient representation and simulation of model-based designs in SystemC. In Proceedings of the International Forum on Specification & Design Languages (FDL'06), pages 129--134."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647727"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874674"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_9"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/75947"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852431"},{"key":"e_1_3_2_1_13_1","unstructured":"Xilinx OS and Libraries Document Collection (UG 643). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx12_3\/oslib_rm.pdf.  Xilinx OS and Libraries Document Collection (UG 643). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx12_3\/oslib_rm.pdf."}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206850","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206850"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":13,"alternative-id":["10.1145\/2206781.2206850","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206850","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}