{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041405,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206852","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"291-294","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Share memory aware scheduler"],"prefix":"10.1145","author":[{"given":"Xi","family":"Li","sequence":"first","affiliation":[{"name":"University of Science and Technology of China (USTC), Hefei, China"}]},{"given":"Gangyong","family":"Jia","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China (USTC), Hefei, China"}]},{"given":"Yun","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China (USTC), Hefei, China"}]},{"given":"Zongwei","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China (USTC), Hefei, China"}]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China (USTC), Hefei, China"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"unstructured":"Intel. A 48-core ia-32 message passing processor with dvfs in 45nm cmos. In to appeared in ISSCC 2010.  Intel. A 48-core ia-32 message passing processor with dvfs in 45nm cmos. In to appeared in ISSCC 2010.","key":"e_1_3_2_1_1_1"},{"unstructured":"Intel. Computer intensive highly parallel applications and uses. 2005.  Intel. Computer intensive highly parallel applications and uses. 2005.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1272996.1273004"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1736020.1736036"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/1454115.1454149"},{"volume-title":"Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads","year":"2003","author":"Binkert N.","key":"e_1_3_2_1_6_1"},{"unstructured":"Kopytov A. SysBench: a system performance benchmark. http:\/\/sysbench.sourceforge.net\/index.html. 2004.  Kopytov A. SysBench: a system performance benchmark. http:\/\/sysbench.sourceforge.net\/index.html. 2004.","key":"e_1_3_2_1_7_1"},{"issue":"184","key":"e_1_3_2_1_8_1","volume":"2009","author":"Pabla C. S.","journal-title":"Linux J."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1006\/jpdc.1995.1014"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1007\/978-3-540-85451-7_17"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '12","name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","location":"Salt Lake City Utah USA"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206852","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206852"}},"subtitle":["balancing performance and fairness"],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":10,"alternative-id":["10.1145\/2206781.2206852","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206852","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}