{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T14:59:56Z","timestamp":1764687596651,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206854","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"299-302","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Mitigating electromigration of power supply networks using bidirectional current stress"],"prefix":"10.1145","author":[{"given":"Jing","family":"Xie","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"276","article-title":"The case for lifetime reliability-aware microprocessors","author":"Srinivasan J.","year":"2004","journal-title":"ISCA"},{"key":"e_1_3_2_1_2_1","first-page":"267","article-title":"Scaling effect on electromigration in on-chip cu wiring","author":"Hu C.-K.","year":"1999","journal-title":"IITC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/MM.2008.92"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/ICVD.2005.88"},{"volume-title":"Georgia Inst. of Technology","year":"2004","key":"e_1_3_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/240518.240585"},{"issue":"5","key":"e_1_3_2_1_7_1","first-page":"43","article-title":"The metallurgical control of electromigration failure in narrow conducting lines","volume":"48","author":"Morris J. W.","year":"1996","journal-title":"J. Optim. Theory Appl."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/PROC.1969.7340"},{"key":"e_1_3_2_1_9_1","first-page":"311","article-title":"Ac electromigration characterization and modeling of multilayered interconnects","author":"Ting L.","year":"1993","journal-title":"IRPS"},{"issue":"5","key":"e_1_3_2_1_10_1","first-page":"973","article-title":"Line-width dependency on electromigration performance for long and short copper interconnects","volume":"28","author":"Cheng Y.-L.","year":"2010","journal-title":"JVST B"},{"key":"e_1_3_2_1_11_1","first-page":"723","article-title":"Electromigration characteristics of copper dual damascene interconnects - line length and via number dependence","author":"Cheng Y.-L.","year":"2009","journal-title":"IPFA"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/16.491258"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/55.260787"},{"key":"e_1_3_2_1_14_1","first-page":"33","article-title":"Flip chip pin grid array (fc-pga) packaging technology","author":"Yeoh H. P.","year":"2000","journal-title":"EPTC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1016\/S0026-2714(97)00057-7"},{"unstructured":"oracle http:\/\/www.opensparc.net\/.  oracle http:\/\/www.opensparc.net\/.","key":"e_1_3_2_1_16_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '12","name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","location":"Salt Lake City Utah USA"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206854","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206854"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":16,"alternative-id":["10.1145\/2206781.2206854","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206854","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}