{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:20Z","timestamp":1759147100799,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206855","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"303-306","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Multiplexed switch box architecture in three-dimensional FPGAs to reduce silicon area and improve TSV usage"],"prefix":"10.1145","author":[{"given":"Marzieh Morshedzadeh","family":"Morshedzadeh","sequence":"first","affiliation":[{"name":"Shahid Beheshti University, G. C., Tehran, Iran"}]},{"given":"Ali","family":"Jahanian","sequence":"additional","affiliation":[{"name":"Shahid Beheshti University, G. C., Tehran, Iran"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Interconnect Roadmap {online} Available on: http:\/\/public.itrs.net 2010.  Interconnect Roadmap {online} Available on: http:\/\/public.itrs.net 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"K. Siozios et. al \"Exploring alternative 3D-FPGA architectures: design methodology and CAD tool support \"In Proceedings of the International Conference on FPGA pp. 652--655 2007.  K. Siozios et. al \"Exploring alternative 3D-FPGA architectures: design methodology and CAD tool support \"In Proceedings of the International Conference on FPGA pp. 652--655 2007.","DOI":"10.1109\/FPL.2007.4380738"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266273"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.44"},{"volume-title":"Prentice Hall Pub.","year":"2009","author":"Cook W.J.","key":"e_1_3_2_1_8_1"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206855","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206855"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":8,"alternative-id":["10.1145\/2206781.2206855","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206855","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}