{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040856,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206856","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"307-310","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A scalable threshold logic synthesis method using ZBDDs"],"prefix":"10.1145","author":[{"given":"Ashok kumar","family":"Palaniswamy","sequence":"first","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL, USA"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors (2009) http:\/\/www.itrs.net.  International Technology Roadmap for Semiconductors (2009) http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_2_1","volume-title":"USA","author":"Muroga S.","year":"1971","unstructured":"S. Muroga , \"Threshold logic and its applications,\" John Wiley and Sons Inc. NY , USA , 1971 . S. Muroga, \"Threshold logic and its applications,\" John Wiley and Sons Inc. NY, USA, 1971."},{"key":"e_1_3_2_1_3_1","first-page":"489","volume-title":"International Symposium on SCS","volume":"2","author":"Beiu V.","year":"2003","unstructured":"V. Beiu , J. M. Quintana , M. J. Avedilo , and R. Andonie , \" Differential implementations of threshold logic gates,\" In Proc . International Symposium on SCS , vol. 2 , pp. 489 -- 492 , Jul 2003 . V. Beiu, J. M. Quintana, M. J. Avedilo, and R. Andonie, \"Differential implementations of threshold logic gates,\" In Proc. International Symposium on SCS, vol. 2, pp. 489--492, Jul 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468(410) 24"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923432"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.44"},{"key":"e_1_3_2_1_7_1","first-page":"125","volume-title":"ASP-Design Automation Conference","author":"Gowda T.","year":"2008","unstructured":"T. Gowda and S. Vrudhula , \" Decomposition based approach for synthesis of multi-level threshold logic circuits,\" In Proc . ASP-Design Automation Conference , pp. 125 -- 130 , Mar 2008 . T. Gowda and S. Vrudhula, \"Decomposition based approach for synthesis of multi-level threshold logic circuits,\" In Proc. ASP-Design Automation Conference, pp. 125--130, Mar 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"e_1_3_2_1_9_1","unstructured":"Z. Kohavi \"Switching and finite automata theory \" McGraw Hill 1990.  Z. Kohavi \"Switching and finite automata theory \" McGraw Hill 1990."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123222"},{"key":"e_1_3_2_1_11_1","unstructured":"C. Dara S. Tragoudas and T. Haniotakis \"Delay analysis for current mode threshold gates \" Personal Communication with authors(unpublished manuscript).  C. Dara S. Tragoudas and T. Haniotakis \"Delay analysis for current mode threshold gates \" Personal Communication with authors(unpublished manuscript)."},{"key":"e_1_3_2_1_12_1","first-page":"235","volume-title":"Intl Conference Computer Design","author":"Bobba S.","year":"2000","unstructured":"S. Bobba and I. N. Hajj , \" Current mode threshold logic gates,\" In Proc . Intl Conference Computer Design , pp. 235 -- 240 , 2000 . S. Bobba and I. N. Hajj, \"Current mode threshold logic gates,\" In Proc. Intl Conference Computer Design, pp. 235--240, 2000."},{"key":"e_1_3_2_1_13_1","volume-title":"Synthesis And SImulation Meet","author":"Coudert O.","year":"1993","unstructured":"O. Coudert , J. C. Madre , H. Fraisse , and H. Touati , \" Implicit prime cover computation: An overview,\" In Proc . Synthesis And SImulation Meet , 1993 . O. Coudert, J. C. Madre, H. Fraisse, and H. Touati, \"Implicit prime cover computation: An overview,\" In Proc. Synthesis And SImulation Meet, 1993."},{"volume-title":"http:\/\/www.cbl.ncsu.edu\/16080 \/benchmarks\/ISCAS85","author":"Circuits Mcnc Benchmark","key":"e_1_3_2_1_14_1","unstructured":"Mcnc Benchmark Circuits , http:\/\/www.cbl.ncsu.edu\/16080 \/benchmarks\/ISCAS85 . Mcnc Benchmark Circuits, http:\/\/www.cbl.ncsu.edu\/16080 \/benchmarks\/ISCAS85."}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206856","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206856"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":14,"alternative-id":["10.1145\/2206781.2206856","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206856","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}