{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:01Z","timestamp":1750307041119,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206862","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"333-338","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["STEP"],"prefix":"10.1145","author":[{"given":"Pranav","family":"Yeolekar","sequence":"first","affiliation":[{"name":"University of Bristol, Bristol, United Kingdom"}]},{"given":"Rishad A.","family":"Shafik","sequence":"additional","affiliation":[{"name":"University of Bristol, Bristol, United Kingdom"}]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[{"name":"University of Bristol, Bristol, United Kingdom"}]},{"given":"Dhiraj K.","family":"Pradhan","sequence":"additional","affiliation":[{"name":"University of Bristol, Bristol, United Kingdom"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSECP.2003.1193207"},{"key":"e_1_3_2_1_2_1","first-page":"387","article-title":"Counteracting Power Analysis Attacks by Masking","volume":"978","author":"Oswald E.","year":"2010","unstructured":"E. Oswald , S. Mangard , \" Counteracting Power Analysis Attacks by Masking ,\" Chapter in aSecure Integrated Circuits and Systems. ISBN 978-0 - 387 - 71829 -3, pp. 159--178. January 2010 . E. Oswald, S. Mangard, \"Counteracting Power Analysis Attacks by Masking,\" Chapter in aSecure Integrated Circuits and Systems. ISBN 978-0-387-71829-3, pp. 159--178. January 2010.","journal-title":"Chapter in aSecure Integrated Circuits and Systems. ISBN"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1754542.1754548"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_3_2_1_5_1","first-page":"291","volume-title":"Active hardware metering for intellectual property protection and security\" In Proceedings of 16th USENIX Security Symposium","author":"Alkabani Y. M.","unstructured":"Y. M. Alkabani and F. Koushanfar , \" Active hardware metering for intellectual property protection and security\" In Proceedings of 16th USENIX Security Symposium , pp. 291 -- 306 , Niels Provos (Ed.). Berkeley, CA, USA. Y. M. Alkabani and F. Koushanfar, \"Active hardware metering for intellectual property protection and security\" In Proceedings of 16th USENIX Security Symposium, pp. 291--306, Niels Provos (Ed.). Berkeley, CA, USA."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. IBC Conf.","author":"Musker D. C.","year":"1998","unstructured":"D. C. Musker , \"Protecting and exploiting intellectual property in electronics \", in Proc. IBC Conf. , 1998 . D. C. Musker, \"Protecting and exploiting intellectual property in electronics\", in Proc. IBC Conf., 1998."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.85"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358089"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"e_1_3_2_1_10_1","first-page":"339","volume-title":"Proc. International Test Conference","author":"Karri B.","year":"2004","unstructured":"B. Yang; K. Wu; R. Karri , \" Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard ,\" in Proc. International Test Conference , pp 339 -- 344 , 2004 . B. Yang; K. Wu; R. Karri, \"Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard,\" in Proc. International Test Conference, pp 339--344, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.20"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009387.1010299"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899822"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"e_1_3_2_1_18_1","first-page":"197","author":"National Institute of Standards and Technology, Advanced Encryption Standard (AES)","year":"2001","unstructured":"National Institute of Standards and Technology, Advanced Encryption Standard (AES) , Federal Information Processing Standards Publication 197 , 2001 . National Institute of Standards and Technology, Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, 2001.","journal-title":"Federal Information Processing Standards Publication"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206862","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206862"}},"subtitle":["a unified design methodology for secure test and IP core protection"],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":18,"alternative-id":["10.1145\/2206781.2206862","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206862","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}