{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T15:54:07Z","timestamp":1772553247756,"version":"3.50.1"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR-0306682"],"award-info":[{"award-number":["CCR-0306682"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2012,6]]},"abstract":"<jats:p>Process variation in nanometer technology is becoming an important issue for cutting-edge FPGAs with a multimillion gate capacity. Considering both die-to-die and within-die variations in effective channel length, threshold voltage, and gate oxide thickness, we first develop closed-form models of chip-level FPGA leakage and timing variations. Experiments show that the mean and standard deviation computed by our models are within 3% from those computed by Monte Carlo simulation. We also observe that the leakage and timing variations can be up to 3X and 1.9X, respectively. We then derive analytical yield models considering both leakage and timing variations, and use such models to evaluate the performance of FPGA device and architecture considering process variations. Compared to the baseline, which uses the VPR architecture and device setup based on the ITRS roadmap, device and architecture tuning improves leakage yield by 10.4%, timing yield by 5.7%, and leakage and timing combined yield by 9.4%. We also observe that LUT size of 4 gives the highest leakage yield, LUT size of 7 gives the highest timing yield, but LUT size of 5 achieves the maximum leakage and timing combined yield. To the best of our knowledge, this is the first in-depth study on FPGA architecture and device coevaluation considering process variation.<\/jats:p>","DOI":"10.1145\/2209285.2209288","type":"journal-article","created":{"date-parts":[[2012,6,15]],"date-time":"2012-06-15T15:31:37Z","timestamp":1339774297000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Statistical Timing and Power Optimization of Architecture and Device for FPGAs"],"prefix":"10.1145","volume":"5","author":[{"given":"Lerong","family":"Cheng","sequence":"first","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyao","family":"Xu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Gong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Lin","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ho-Yan","family":"Wong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329171"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382647"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147069"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers. Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs . Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065819"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888289"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344696"},{"key":"e_1_2_1_11_1","first-page":"12","article-title":"Fourier series approximation for max operation in non-Gaussian and quadratic statistical static timing analysis","volume":"19","author":"Cheng L.","year":"2011","unstructured":"Cheng , L. , Gong , F. , Xu , W. , Xiong , J. , He , L. , and Sarrafzadeh , M. 2011 . Fourier series approximation for max operation in non-Gaussian and quadratic statistical static timing analysis . IEEE Trans. VLSI Syst. 19 , 12 . Cheng, L., Gong, F., Xu, W., Xiong, J., He, L., and Sarrafzadeh, M. 2011. Fourier series approximation for max operation in non-Gaussian and quadratic statistical static timing analysis. IEEE Trans. VLSI Syst. 19, 12.","journal-title":"IEEE Trans. VLSI Syst."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120986"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017645"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design.","author":"Friedberg P.","unstructured":"Friedberg , P. , Cao , Y. , Cain , J. , Wang , R. , Rabaey , J. , and Spanos , C . 2005. Modeling within-die spatial correlation effects for process design co-optimization . In Proceedings of the International Symposium on Low Power Electronics and Design. Friedberg, P., Cao, Y., Cain, J., Wang, R., Rabaey, J., and Spanos, C. 2005. Modeling within-die spatial correlation effects for process design co-optimization. In Proceedings of the International Symposium on Low Power Electronics and Design."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the International Symposium on Quality of Electronic Design.","author":"Gattiker A.","unstructured":"Gattiker , A. , Nassif , S. , Dinakar , R. , and Long , C . 2001. Timing yield estimation from static timing analysis . In Proceedings of the International Symposium on Quality of Electronic Design. Gattiker, A., Nassif, S., Dinakar, R., and Long, C. 2001. Timing yield estimation from static timing analysis. In Proceedings of the International Symposium on Quality of Electronic Design."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and its Application.","author":"Gayasen A.","unstructured":"Gayasen , A. , Lee , K. , Vijaykrishnan , N. , Kandemir , M. , Irwin , M. J. , and Tuan , T . 2004a. A dual-vdd low power fpga architecture . In Proceedings of the International Conference on Field Programmable Logic and its Application. Gayasen, A., Lee, K., Vijaykrishnan, N., Kandemir, M., Irwin, M. J., and Tuan, T. 2004a. A dual-vdd low power fpga architecture. In Proceedings of the International Conference on Field Programmable Logic and its Application."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"e_1_2_1_20_1","unstructured":"International Technology Roadmap for Semiconductors. 2002. http:\/\/public.itrs.net\/. International Technology Roadmap for Semiconductors . 2002. http:\/\/public.itrs.net\/."},{"key":"e_1_2_1_21_1","unstructured":"International Technology Roadmap for Semiconductors. 2005. A user\u2019s guide to MASTAR4. http:\/\/www.itrs.net\/models.html. International Technology Roadmap for Semiconductors . 2005. A user\u2019s guide to MASTAR4. http:\/\/www.itrs.net\/models.html."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996665"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the ACM Physical Design Workshop.","author":"Lemieux G. G.","unstructured":"Lemieux , G. G. and Brown , S. D . 1993. A detailed router for allocating wire segments in field programmable gate arrays . In Proceedings of the ACM Physical Design Workshop. Lemieux, G. G. and Brown, S. D. 1993. A detailed router for allocating wire segments in field programmable gate arrays. In Proceedings of the ACM Physical Design Workshop."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382678"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design.","author":"Lin Y.","unstructured":"Lin , Y. and He , L . 2007. Device and architecture concurrent optimization for fpga transient soft error rate . In Proceedings of the International Conference on Computer-Aided Design. Lin, Y. and He, L. 2007. Device and architecture concurrent optimization for fpga transient soft error rate. In Proceedings of the International Conference on Computer-Aided Design."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the ACM International Symposium on Field Programmable Gate Arrays.","author":"Lin Y.","unstructured":"Lin , Y. , Li , F. , and He , L . 2005b. Circuits and architectures for vdd programmable fpgas . In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays. Lin, Y., Li, F., and He, L. 2005b. Circuits and architectures for vdd programmable fpgas. In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065661"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996696"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996664"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the 12th International Conference on Field Programmable Logic and Applications.","author":"Poon K.","unstructured":"Poon , K. , Yan , A. , and Wilton , S . 2002. A flexible power model for fpgas . In Proceedings of the 12th International Conference on Field Programmable Logic and Applications. Poon, K., Yan, A., and Wilton, S. 2002. A flexible power model for fpgas. In Proceedings of the 12th International Conference on Field Programmable Logic and Applications."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996694"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2043389"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.62145"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.121549"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the Design Automation Conference.","author":"Srivastava A.","unstructured":"Srivastava , A. , Shah , S. S. , Agarwal , K. B. , Sylvester , D. M. , Blaauw , D. , and Director , S . 2005. Impact of process variations on power . In Proceedings of the Design Automation Conference. Srivastava, A., Shah, S. S., Agarwal, K. B., Sylvester, D. M., Blaauw, D., and Director, S. 2005. Impact of process variations on power. In Proceedings of the Design Automation Conference."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference.","author":"Tuan T.","unstructured":"Tuan , T. and Lai , B . 2003. Leakage power analysis of a 90nm fpga . In Proceedings of the IEEE Custom Integrated Circuits Conference. Tuan, T. and Lai, B. 2003. Leakage power analysis of a 90nm fpga. In Proceedings of the IEEE Custom Integrated Circuits Conference."},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI.","author":"Wang A.","unstructured":"Wang , A. , Chandrakasan , A. , and Kosonocky , S . 2002. Optimal supply and threshold scaling for subthreshold cmos circuits . In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. Wang, A., Chandrakasan, A., and Kosonocky, S. 2002. Optimal supply and threshold scaling for subthreshold cmos circuits. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design.","author":"Wong H.","unstructured":"Wong , H. , Cheng , L. , Lin , Y. , and He , L . 2005. FPGA device and architecture evaluation considering process variations . In Proceedings of the International Conference on Computer-Aided Design. Wong, H., Cheng, L., Lin, Y., and He, L. 2005. FPGA device and architecture evaluation considering process variations. In Proceedings of the International Conference on Computer-Aided Design."},{"key":"e_1_2_1_45_1","unstructured":"Xilinx Corporation. 2002. Virtex-II 1.5v platform fpga complete data sheet. http:\/\/www.mtl.mit.edu\/Courses\/6.111\/labkit\/datasheets\/virtex2datasheet.pdf. Xilinx Corporation . 2002. Virtex-II 1.5v platform fpga complete data sheet. http:\/\/www.mtl.mit.edu\/Courses\/6.111\/labkit\/datasheets\/virtex2datasheet.pdf."},{"key":"e_1_2_1_46_1","first-page":"1372","article-title":"In-Place fpga retiming for mitigation of variational single-event transient faults","volume":"58","author":"Xu W.","year":"2011","unstructured":"Xu , W. , Wang , J. , Hu , Y. , Lee , J.-Y. , Gong , F. , He , L. , and Sarrafzadeh , M. 2011 . In-Place fpga retiming for mitigation of variational single-event transient faults . IEEE Trans. Circ. Syst. 58 , 6, 1372 -- 1381 . Xu, W., Wang, J., Hu, Y., Lee, J.-Y., Gong, F., He, L., and Sarrafzadeh, M. 2011. In-Place fpga retiming for mitigation of variational single-event transient faults. IEEE Trans. Circ. Syst. 58, 6, 1372--1381.","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065605"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065606"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013278"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the European Solid-State Circuits Conference.","author":"Zhao W.","unstructured":"Zhao , W. and Cao , Y . 2007. Rigorous extraction of process variations for 65nm cmos design . In Proceedings of the European Solid-State Circuits Conference. Zhao, W. and Cao, Y. 2007. Rigorous extraction of process variations for 65nm cmos design. In Proceedings of the European Solid-State Circuits Conference."},{"key":"e_1_2_1_51_1","volume-title":"Proceedings of the Solid State Device Research Conference.","author":"Zhao W.","unstructured":"Zhao , W. , Liu , F. , Agarwal , K. , Acharyya , D. , Nassif , S. , and K. Nowka , Y. C. 2007. Rigorous extraction of process variations for 65nm cmos design . In Proceedings of the Solid State Device Research Conference. Zhao, W., Liu, F., Agarwal, K., Acharyya, D., Nassif, S., and K. Nowka, Y. C. 2007. Rigorous extraction of process variations for 65nm cmos design. In Proceedings of the Solid State Device Research Conference."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2209285.2209288","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2209285.2209288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:11Z","timestamp":1750238471000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2209285.2209288"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":51,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["10.1145\/2209285.2209288"],"URL":"https:\/\/doi.org\/10.1145\/2209285.2209288","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]},"assertion":[{"value":"2011-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}