{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:56:09Z","timestamp":1792756569992,"version":"4.5.0"},"reference-count":20,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1053838"],"award-info":[{"award-number":["CCF-1053838"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2012,6]]},"abstract":"<jats:p>Clock meshes are extremely effective at producing low-skew regional clock networks that are tolerant of environmental and process variations. For this reason, clock meshes are used in most high-performance designs, but this robustness consumes significant power. In this work, we present two techniques to optimize high-performance clock meshes. The first technique is a mesh perturbation methodology for nonuniform mesh routing. The second technique is a skew-aware buffer placement through iterative buffer deletion. We demonstrate how these optimizations can achieve significant power reductions and a near elimination of short-circuit power. In addition, the total wire length is decreased, the number of required buffers is decreased, and both skew and robustness are improved on average when variation is considered.<\/jats:p>","DOI":"10.1145\/2209291.2209306","type":"journal-article","created":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T17:35:16Z","timestamp":1343842516000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["High-performance clock mesh optimization"],"prefix":"10.1145","volume":"17","author":[{"given":"Matthew R.","family":"Guthaus","sequence":"first","affiliation":[{"name":"University of California Santa Cruz"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuchu","family":"Hu","sequence":"additional","affiliation":[{"name":"University of California Santa Cruz"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gustavo","family":"Wilke","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guilherme","family":"Flach","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,7,5]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD'86)","author":"Bakoglu H. B.","unstructured":"Bakoglu , H. B. , Walker , J. T. , and Meindl , J. D . 1986. A symmetric clock distribution tree and optimized high-speed interconnections for reduced clock skew in ulsi and wsi circuits . In Proceedings of the International Conference on Computer Design (ICCD'86) . 118--122. Bakoglu, H. B., Walker, J. T., and Meindl, J. D. 1986. A symmetric clock distribution tree and optimized high-speed interconnections for reduced clock skew in ulsi and wsi circuits. In Proceedings of the International Conference on Computer Design (ICCD'86). 118--122."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the ASIC Conference.","author":"Boese K.","unstructured":"Boese , K. and Kahng , A . 1992. Zero-Skew clock routing trees with minimum wirelength . In Proceedings of the ASIC Conference. Boese, K. and Kahng, A. 1992. Zero-Skew clock routing trees with minimum wirelength. In Proceedings of the ASIC Conference."},{"key":"e_1_2_1_3_1","unstructured":"Cadence. 2005. SoC encounter user guide. http:\/\/www.ece.utep.edu\/courses\/web5375\/Links_files\/4.1.pdf.  Cadence. 2005. SoC encounter user guide. http:\/\/www.ece.utep.edu\/courses\/web5375\/Links_files\/4.1.pdf."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240593"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147171"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118319"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08)","author":"Guthaus M.","unstructured":"Guthaus , M. , Sylvester , D. , and Brown , R . 2008. Clock tree synthesis with data-path sensitivity matching . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08) . 498--503. Guthaus, M., Sylvester, D., and Brown, R. 2008. Clock tree synthesis with data-path sensitivity matching. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08). 498--503."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837295"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859895"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024845"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061130"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the International Solid State Circuits Conference (ISSCC'02)","author":"Restle P.","unstructured":"Restle , P. , Carter , C. , Eckhardt , J. , Krauter , B. , McCredie , B. , Jenkins , K. , Weger , A. , and Mule , A . 2002. The clock distribution of the POWER4 microprocessor . In Proceedings of the International Solid State Circuits Conference (ISSCC'02) . 144--145. Restle, P., Carter, C., Eckhardt, J., Krauter, B., McCredie, B., Jenkins, K., Weger, A., and Mule, A. 2002. The clock distribution of the POWER4 microprocessor. In Proceedings of the International Solid State Circuits Conference (ISSCC'02). 144--145."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the International Solid State Circuits Conference (ISSCC'06)","author":"Thomson M. G. R.","unstructured":"Thomson , M. G. R. , Restle , P. J. , and James , N. K . 2006. A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor . In Proceedings of the International Solid State Circuits Conference (ISSCC'06) . 1522--1529. Thomson, M. G. R., Restle, P. J., and James, N. K. 2006. A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor. In Proceedings of the International Solid State Circuits Conference (ISSCC'06). 1522--1529."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233616"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD'05)","author":"Venkataraman G.","unstructured":"Venkataraman , G. , Jayakumar , N. , Hu , J. , Li , P. , Khatri , S. , Rajaram , A. , McGuinness , P. , and Alpert , C. J . 2005. Practical techniques to reduce skew and its variations in buffered clock networks . In Proceedings of the International Conference on Computer Aided Design (ICCAD'05) . 592--596. Venkataraman, G., Jayakumar, N., Hu, J., Li, P., Khatri, S., Rajaram, A., McGuinness, P., and Alpert, C. J. 2005. Practical techniques to reduce skew and its variations in buffered clock networks. In Proceedings of the International Conference on Computer Aided Design (ICCAD'05). 592--596."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996614"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Solid State Circuits Conference (ISSCC'01)","author":"Xanthopoulos T.","unstructured":"Xanthopoulos , T. , Bailey , D. W. , Gangwar , A. K. , Gowan , M. K. , Jain , A. K. , and Prewitt , B. K . 2001. The design and analysis of the clock distribution network for a 1.2GHz Alpha microprocessor . In Proceedings of the International Solid State Circuits Conference (ISSCC'01) . 402--403. Xanthopoulos, T., Bailey, D. W., Gangwar, A. K., Gowan, M. K., Jain, A. K., and Prewitt, B. K. 2001. The design and analysis of the clock distribution network for a 1.2GHz Alpha microprocessor. In Proceedings of the International Solid State Circuits Conference (ISSCC'01). 402--403."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2209291.2209306","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2209291.2209306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:05Z","timestamp":1750238465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2209291.2209306"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["10.1145\/2209291.2209306"],"URL":"https:\/\/doi.org\/10.1145\/2209291.2209306","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]},"assertion":[{"value":"2011-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-07-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}