{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:10Z","timestamp":1750307050000,"version":"3.41.0"},"reference-count":28,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC98-2221-E-008-090"],"award-info":[{"award-number":["NSC98-2221-E-008-090"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"MunEDA GmbH"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2012,6]]},"abstract":"<jats:p>In traditional yield enhancement approaches, a lot of computation efforts have to be paid first to find the feasible regions and the Pareto fronts, which will become a heavy cost for large analog circuits. In order to reduce the computation efforts, this article proposes a fast heuristic approach that tries to finish all iteration steps of the yield enhancement flow at behavior level. First, a novel force-directed Nominal Point Moving (NPM) algorithm is proposed to find a better nominal point without building the feasible regions. Then, an equation-based behavior-level sizing approach is proposed to map the NPM results at performance level to behavior-level parameters. A fast behavior-level Monte Carlo simulation is also proposed to shorten the iterative yield enhancement flow. Finally, using the obtained behavioral parameters as the sizing targets of each subblock, the device sizing time is significantly reduced instead of sizing from the system-level specifications directly. As demonstrated on several analog circuits, this heuristic approach could be another efficient methodology to help designers improve their analog circuits toward better yield.<\/jats:p>","DOI":"10.1145\/2209291.2209308","type":"journal-article","created":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T17:35:16Z","timestamp":1343842516000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A fast heuristic approach for parametric yield enhancement of analog designs"],"prefix":"10.1145","volume":"17","author":[{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"first","affiliation":[{"name":"National Central University, Taiwan, T.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Lung","family":"Chen","sequence":"additional","affiliation":[{"name":"National Central University, Taiwan, T.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Cheng","family":"Kuo","sequence":"additional","affiliation":[{"name":"National Central University, Taiwan, T.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I-Ching","family":"Tsai","sequence":"additional","affiliation":[{"name":"National Central University, Taiwan, T.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7,5]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.85738"},{"volume-title":"Proceedings of the Custom Integrated Circuits Conference. 377--380","author":"Colleran D. M.","key":"e_1_2_1_2_1","unstructured":"Colleran , D. M. , Portmann , C. , Hassibi , A. , Crusius , C. , Mohan , S. S. , Boyd , S. , Lee , T. H. , and Hershenson , M. D. M. 2003. Optimization of phase-locked loop circuits via geometric programming . In Proceedings of the Custom Integrated Circuits Conference. 377--380 . Colleran, D. M., Portmann, C., Hassibi, A., Crusius, C., Mohan, S. S., Boyd, S., Lee, T. H., and Hershenson, M. D. M. 2003. Optimization of phase-locked loop circuits via geometric programming. In Proceedings of the Custom Integrated Circuits Conference. 377--380."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD'96)","author":"Felt E.","key":"e_1_2_1_4_1","unstructured":"Felt , E. , Zanella , S. , Guardiani , C. , and Sangiovanni-Vincentelli , A . 1996. Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling . In Proceedings of the International Conference on Computer Aided Design (ICCAD'96) . 374--380. Felt, E., Zanella, S., Guardiani, C., and Sangiovanni-Vincentelli, A. 1996. Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling. In Proceedings of the International Conference on Computer Aided Design (ICCAD'96). 374--380."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368785"},{"volume-title":"Analog Design Centering and Sizing","author":"Graeb H.","key":"e_1_2_1_6_1","unstructured":"Graeb , H. 2007. Analog Design Centering and Sizing . Springer . Graeb, H. 2007. Analog Design Centering and Sizing. Springer."},{"volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD'01)","author":"Graeb H.","key":"e_1_2_1_7_1","unstructured":"Graeb , H. , Zizala , S. , Eckmueller , J. , and Antreich , K . 2001. The sizing rules method for analog integrated circuit design . In Proceedings of the International Conference on Computer Aided Design (ICCAD'01) . 343--349. Graeb, H., Zizala, S., Eckmueller, J., and Antreich, K. 2001. The sizing rules method for analog integrated circuit design. In Proceedings of the International Conference on Computer Aided Design (ICCAD'01). 343--349."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08)","author":"Gu C.","key":"e_1_2_1_8_1","unstructured":"Gu , C. and Roychowdhury , J . 2008. An efficient, fully nonlinear, variability-aware non-Monte-Carlo yield estimation procedure with applications to sram cells and ring oscillators . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08) . 754--759. Gu, C. and Roychowdhury, J. 2008. An efficient, fully nonlinear, variability-aware non-Monte-Carlo yield estimation procedure with applications to sram cells and ring oscillators. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08). 754--759."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337302"},{"volume-title":"Principal Component Analysis","author":"Jolliffe I.","key":"e_1_2_1_10_1","unstructured":"Jolliffe , I. 2005. Principal Component Analysis . Wiley . Jolliffe, I. 2005. Principal Component Analysis. Wiley."},{"volume-title":"Numerical Analysis","author":"Kress R.","key":"e_1_2_1_11_1","unstructured":"Kress , R. 1998. Numerical Analysis . Springer . Kress, R. 1998. Numerical Analysis. Springer."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008502"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882513"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD'05)","author":"Li X.","key":"e_1_2_1_14_1","unstructured":"Li , X. , Le , J. , Pileggi , L. T. , and Strojwas , A . 2005. Projection-Based performance modeling for inter\/intra-die variations . In Proceedings of the International Conference on Computer Aided Design (ICCAD'05) . 721--727. Li, X., Le, J., Pileggi, L. T., and Strojwas, A. 2005. Projection-Based performance modeling for inter\/intra-die variations. In Proceedings of the International Conference on Computer Aided Design (ICCAD'05). 721--727."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917582"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945301"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.331410"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379079"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895756"},{"key":"e_1_2_1_23_1","first-page":"167","article-title":"Feasibility regions and their significance to the hierarchical optimization of analog and mixed-signal systems","volume":"146","author":"Stehr G.","year":"2003","unstructured":"Stehr , G. , Graeb , H. , and Antreich , K. 2003 . Feasibility regions and their significance to the hierarchical optimization of analog and mixed-signal systems . Int. Series Numer. Math. 146 , 167 -- 184 . Stehr, G., Graeb, H., and Antreich, K. 2003. Feasibility regions and their significance to the hierarchical optimization of analog and mixed-signal systems. Int. Series Numer. Math. 146, 167--184.","journal-title":"Int. Series Numer. Math."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146921"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269992"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD'07)","author":"Yu G.","key":"e_1_2_1_26_1","unstructured":"Yu , G. and Li , P . 2007a. Yield-Aware analog integrated circuit optimization using geostatistics motivated performance modeling . In Proceedings of the International Conference on Computer Aided Design (ICCAD'07) . 464--469. Yu, G. and Li, P. 2007a. Yield-Aware analog integrated circuit optimization using geostatistics motivated performance modeling. In Proceedings of the International Conference on Computer Aided Design (ICCAD'07). 464--469."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.899626"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146919"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2209291.2209308","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2209291.2209308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:05Z","timestamp":1750238465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2209291.2209308"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["10.1145\/2209291.2209308"],"URL":"https:\/\/doi.org\/10.1145\/2209291.2209308","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2012,6]]},"assertion":[{"value":"2011-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-07-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}