{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:12Z","timestamp":1750307052171,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,15]],"date-time":"2012-05-15T00:00:00Z","timestamp":1337040000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,15]]},"DOI":"10.1145\/2212908.2212923","type":"proceedings-article","created":{"date-parts":[[2012,5,21]],"date-time":"2012-05-21T15:20:35Z","timestamp":1337613635000},"page":"95-102","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Exploring latency-power tradeoffs in deep nonvolatile memory hierarchies"],"prefix":"10.1145","author":[{"given":"Doe Hyun","family":"Yoon","sequence":"first","affiliation":[{"name":"HP Labs, Palo Alto, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobin","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parthasarathy","family":"Ranganathan","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert S.","family":"Schreiber","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,5,15]]},"reference":[{"unstructured":"Graph 500. http:\/\/www.graph500.org\/.  Graph 500. http:\/\/www.graph500.org\/.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","volume-title":"Stacking MRAM atop microprocessors: An architecture-level evaluation. IET Computers & Digital Techniques, 5 (3)","author":"Dong X.","year":"2011","unstructured":"X. Dong , X. Wu , Y. Xie , Y. Chen , and H. Li . Stacking MRAM atop microprocessors: An architecture-level evaluation. IET Computers & Digital Techniques, 5 (3) , 2011 . X. Dong, X. Wu, Y. Xie, Y. Chen, and H. Li. Stacking MRAM atop microprocessors: An architecture-level evaluation. IET Computers & Digital Techniques, 5 (3), 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/12.543711"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1815961.1815971"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/1870926.1870961"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/191995.192015"},{"volume-title":"Proc. the Symp. VLSI Technology (VLSIT), Jun.","author":"Kim I. S.","unstructured":"I. S. Kim , S. L. Cho , D. H. Im , E. H. Cho , D. H. Kim , G. H. Oh , D. H. Ahn , S. O. Park , S. W. Nam , J. T. Moon , and C. H. Chung . High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications . In Proc. the Symp. VLSI Technology (VLSIT), Jun. I. S. Kim, S. L. Cho, D. H. Im, E. H. Cho, D. H. Kim, G. H. Oh, D. H. Ahn, S. O. Park, S. W. Nam, J. T. Moon, and C. H. Chung. High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications. In Proc. the Symp. VLSI Technology (VLSIT), Jun.","key":"e_1_3_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1555754.1555758"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.5555\/2132325.2132479"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. the 11th Workshop for Computer Architecture Evaluation of Commercial Workloads (CAECW)","author":"Lin J. M.","year":"2008","unstructured":"J. M. Lin , Y. Chen , W. Li , Z. Tang , and A. Jaleel . Memory characterization of SPEC CPU 2006 benchmark suite . In Proc. the 11th Workshop for Computer Architecture Evaluation of Commercial Workloads (CAECW) , Feb. 2008 . J. M. Lin, Y. Chen, W. Li, Z. Tang, and A. Jaleel. Memory characterization of SPEC CPU 2006 benchmark suite. In Proc. the 11th Workshop for Computer Architecture Evaluation of Commercial Workloads (CAECW), Feb. 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2155620.2155673"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_13_1","volume-title":"HP Labs.","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. P. Jouppi . CACTI 6.0. Technical report , HP Labs. , Apr. 2009 . N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. CACTI 6.0. Technical report, HP Labs., Apr. 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1088149.1088193"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/74925.74939"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/2155620.2155658"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1815961.1815981"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/HPCA.2010.5416645"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/1250662.1250709"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/1669112.1669117"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1555754.1555760"},{"unstructured":"Sandia National Laboratories. Mantevo project. https:\/\/software.sandia.gov\/mantevo\/index.html.  Sandia National Laboratories. Mantevo project. https:\/\/software.sandia.gov\/mantevo\/index.html.","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/1815961.1815980"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/MICRO.2010.46"},{"volume-title":"Performance Evaluation Corporation. SPEC CPU 2006","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU 2006 . http:\/\/www.spec.org\/cpu 2006 \/, 2006. Standard Performance Evaluation Corporation. SPEC CPU 2006. http:\/\/www.spec.org\/cpu2006\/, 2006.","key":"e_1_3_2_1_25_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/2000064.2000109"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. the Design, Automation and Test in Europe (DATE)","author":"Xu C.","year":"2011","unstructured":"C. Xu , X. Dong , N. P. Jouppi , and Y. Xie . Design implications of memristor-based RRAM cross-point structures . In Proc. the Design, Automation and Test in Europe (DATE) , Mar. 2011 . C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. Design implications of memristor-based RRAM cross-point structures. In Proc. the Design, Automation and Test in Europe (DATE), Mar. 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.5555\/2014698.2014881"}],"event":{"sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"acronym":"CF'12","name":"CF'12: Computing Frontiers Conference","location":"Cagliari Italy"},"container-title":["Proceedings of the 9th conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2212908.2212923","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2212908.2212923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:07Z","timestamp":1750238467000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2212908.2212923"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,15]]},"references-count":29,"alternative-id":["10.1145\/2212908.2212923","10.1145\/2212908"],"URL":"https:\/\/doi.org\/10.1145\/2212908.2212923","relation":{},"subject":[],"published":{"date-parts":[[2012,5,15]]},"assertion":[{"value":"2012-05-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}