{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:12Z","timestamp":1750307052902,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,15]],"date-time":"2012-05-15T00:00:00Z","timestamp":1337040000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,15]]},"DOI":"10.1145\/2212908.2212925","type":"proceedings-article","created":{"date-parts":[[2012,5,21]],"date-time":"2012-05-21T15:20:35Z","timestamp":1337613635000},"page":"113-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DMA-circular"],"prefix":"10.1145","author":[{"given":"Nikola","family":"Vujic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Lluc","family":"Alvarez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"Marc","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2012,5,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_2_1","first-page":"125","volume-title":"LCPC'07","author":"Balart J.","year":"2007","unstructured":"J. Balart A novel asynchronous software cache implementation for the cell-be processor . In LCPC'07 , pages 125 -- 140 , 2007 . J. Balart et al. A novel asynchronous software cache implementation for the cell-be processor. In LCPC'07, pages 125--140, 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1757112.1757144"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254766.1254804"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454156"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143137"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542286"},{"key":"e_1_3_2_1_14_1","volume":"10","author":"Milutinovic V.","unstructured":"V. Milutinovic The Split Spatial\/Non-Spatial Cache: A Performance and Complexity Evaluation. Newsletter of TCCA, pages 3-- 10 , 1999. V. Milutinovic et al. The Split Spatial\/Non-Spatial Cache: A Performance and Complexity Evaluation. Newsletter of TCCA, pages 3--10, 1999.","journal-title":"Newsletter of TCCA, pages 3--"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/509705.509708"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254766.1254809"},{"key":"e_1_3_2_1_17_1","first-page":"154","volume-title":"ICPP'02","author":"Rivers J.","year":"2002","unstructured":"J. Rivers Reducing conflicts in direct-mapped caches with a temporality-based design . In ICPP'02 , pages 154 -- 163 , 2002 . J. Rivers et al. Reducing conflicts in direct-mapped caches with a temporality-based design. In ICPP'02, pages 154--163, 2002."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798237"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564033"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207111"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564014"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"CF'12: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF'12"},"container-title":["Proceedings of the 9th conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2212908.2212925","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2212908.2212925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:07Z","timestamp":1750238467000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2212908.2212925"}},"subtitle":["an enhanced high level programmable DMA controller for optimized management of on-chip local memories"],"short-title":[],"issued":{"date-parts":[[2012,5,15]]},"references-count":22,"alternative-id":["10.1145\/2212908.2212925","10.1145\/2212908"],"URL":"https:\/\/doi.org\/10.1145\/2212908.2212925","relation":{},"subject":[],"published":{"date-parts":[[2012,5,15]]},"assertion":[{"value":"2012-05-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}