{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:12Z","timestamp":1750307052409,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,15]],"date-time":"2012-05-15T00:00:00Z","timestamp":1337040000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,15]]},"DOI":"10.1145\/2212908.2212933","type":"proceedings-article","created":{"date-parts":[[2012,5,21]],"date-time":"2012-05-21T15:20:35Z","timestamp":1337613635000},"page":"173-182","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Concurrent hybrid switching for massively parallel systems-on-chip"],"prefix":"10.1145","author":[{"given":"Francesca","family":"Palumbo","sequence":"first","affiliation":[{"name":"University of Cagliari, Cagliari, Italy"}]},{"given":"Danilo","family":"Pani","sequence":"additional","affiliation":[{"name":"University of Cagliari, Cagliari, Italy"}]},{"given":"Andrea","family":"Congiu","sequence":"additional","affiliation":[{"name":"University of Cagliari, Cagliari, Italy"}]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[{"name":"University of Cagliari, Cagliari, Italy"}]}],"member":"320","published-online":{"date-parts":[[2012,5,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.25"},{"key":"e_1_3_2_1_2_1","first-page":"127","volume-title":"Communication Architectures for Systems-on-Chip","author":"Angiolini F.","year":"2011","unstructured":"F. Angiolini and S. Murali . Communication Architectures for Systems-on-Chip , chapter 4 - Quality-of-Service in NoCs, pages 127 -- 157 . CRC Press , 2011 . F. Angiolini and S. Murali. Communication Architectures for Systems-on-Chip, chapter 4 - Quality-of-Service in NoCs, pages 127--157. CRC Press, 2011."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969210"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647926.739071"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.26"},{"key":"e_1_3_2_1_8_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.38"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.25"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000112"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357888"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397999"},{"key":"e_1_3_2_1_16_1","first-page":"59","volume-title":"Proc. 4th Conf. Hypercube Concurrent Comput. Applications","author":"Livingston M.","year":"1989","unstructured":"M. Livingston and Q. Stout . Parallel allocation algorithms for hypercubes and meshes . In Proc. 4th Conf. Hypercube Concurrent Comput. Applications , pages 59 -- 66 , 1989 . M. Livingston and Q. Stout. Parallel allocation algorithms for hypercubes and meshes. In Proc. 4th Conf. Hypercube Concurrent Comput. Applications, pages 59--66, 1989."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/962758.963394"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084856"},{"key":"e_1_3_2_1_19_1","first-page":"335","volume-title":"NICSO '07: Proc of the International Workshop on Nature Inspired Cooperative Strategies for Optimization","author":"Palumbo F.","year":"2007","unstructured":"F. Palumbo , D. Pani , L. Raffo , and S. Secchi . A surface tension and coalescence model for dynamic distributed resources allocation in massively parallel processors on-chip . In NICSO '07: Proc of the International Workshop on Nature Inspired Cooperative Strategies for Optimization , pages 335 -- 345 . 2007 . F. Palumbo, D. Pani, L. Raffo, and S. Secchi. A surface tension and coalescence model for dynamic distributed resources allocation in massively parallel processors on-chip. In NICSO '07: Proc of the International Workshop on Nature Inspired Cooperative Strategies for Optimization, pages 335--345. 2007."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70550-5_11"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2010.034540"},{"key":"e_1_3_2_1_22_1","unstructured":"picoArray. picoChip company. http:\/\/www.picochip.com\/ web.  picoArray. picoChip company. http:\/\/www.picochip.com\/ web."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787279"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277494"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189584"},{"key":"e_1_3_2_1_26_1","volume-title":"W. Stallings. Operating Systems","year":"2004","unstructured":"W. Stallings. Operating Systems ( 5 th Edition). 2004 . W. Stallings. Operating Systems (5th Edition). 2004.","edition":"5"},{"key":"e_1_3_2_1_27_1","unstructured":"Tilera. The tile64 chip. http:\/\/www.tilera.com\/ web.  Tilera. The tile64 chip. http:\/\/www.tilera.com\/ web."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.10.001"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189585"}],"event":{"name":"CF'12: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF'12"},"container-title":["Proceedings of the 9th conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2212908.2212933","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2212908.2212933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:07Z","timestamp":1750238467000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2212908.2212933"}},"subtitle":["the CYBER architecture"],"short-title":[],"issued":{"date-parts":[[2012,5,15]]},"references-count":29,"alternative-id":["10.1145\/2212908.2212933","10.1145\/2212908"],"URL":"https:\/\/doi.org\/10.1145\/2212908.2212933","relation":{},"subject":[],"published":{"date-parts":[[2012,5,15]]},"assertion":[{"value":"2012-05-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}