{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:13:48Z","timestamp":1775067228365,"version":"3.50.1"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0903430"],"award-info":[{"award-number":["CCF-0903430"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2009-HJ-1979"],"award-info":[{"award-number":["2009-HJ-1979"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2012,7]]},"abstract":"<jats:p>In recent years, efficient dynamic reconfiguration techniques have been widely employed for system optimization. Dynamic cache reconfiguration is a promising approach for reducing energy consumption as well as for improving overall system performance. It is a major challenge to introduce cache reconfiguration into real-time multitasking systems, since dynamic analysis may adversely affect tasks with timing constraints. This article presents a novel approach for implementing cache reconfiguration in soft real-time systems by efficiently leveraging static analysis during runtime to minimize energy while maintaining the same service level. To the best of our knowledge, this is the first attempt to integrate dynamic cache reconfiguration in real-time scheduling techniques. Our experimental results using a wide variety of applications have demonstrated that our approach can significantly reduce the cache energy consumption in soft real-time systems (up to 74%).<\/jats:p>","DOI":"10.1145\/2220336.2220340","type":"journal-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:42:45Z","timestamp":1343742165000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["Dynamic Cache Reconfiguration for Soft Real-Time Systems"],"prefix":"10.1145","volume":"11","author":[{"given":"Weixun","family":"Wang","sequence":"first","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.44"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"e_1_2_1_3_1","volume-title":"T. M.","author":"Burger D.","year":"1996","unstructured":"Burger , D. , Austin , T. M. , and Bennett, S. 1996 . Evaluating future microprocessors: The simplescalar tool set. Tech. rep., University of Wisconsin-Madison , Madison, WI. Burger, D., Austin, T. M., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar tool set. Tech. rep., University of Wisconsin-Madison, Madison, WI."},{"key":"e_1_2_1_4_1","volume-title":"Hard Real-Time Computing Systems","author":"Buttazzo G.","unstructured":"Buttazzo , G. 1995. Hard Real-Time Computing Systems . Kluwer , Berlin, Heidelberg . Buttazzo, G. 1995. Hard Real-Time Computing Systems. Kluwer, Berlin, Heidelberg."},{"key":"e_1_2_1_5_1","unstructured":"EEMBC. 2000. EEMBC The Embedded Microprocessor Benchmark Consortium. http:\/\/www.eembc.org. EEMBC . 2000. EEMBC The Embedded Microprocessor Benchmark Consortium. http:\/\/www.eembc.org."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 208--213","author":"Gordon-Ross A.","unstructured":"Gordon-Ross , A. and Vahid , F . 2004. Automatic tuning of two-level caches to embedded applications . In Proceedings of the Design, Automation and Test in Europe Conference. 208--213 . Gordon-Ross, A. and Vahid, F. 2004. Automatic tuning of two-level caches to embedded applications. In Proceedings of the Design, Automation and Test in Europe Conference. 208--213."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077681"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 755--760","author":"Gordon-Ross A.","unstructured":"Gordon-Ross , A. , Viana , P. , Vahid , F. , Najjar , W. , and Barros , E . 2007. A one-shot configurable-cache tuner for improved energy and performance . In Proceedings of the Design, Automation and Test in Europe Conference. 755--760 . Gordon-Ross, A., Viana, P., Vahid, F., Najjar, W., and Barros, E. 2007. A one-shot configurable-cache tuner for improved energy and performance. In Proceedings of the Design, Automation and Test in Europe Conference. 755--760."},{"key":"e_1_2_1_9_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.","year":"2003","unstructured":"Hennessy , J. and Patterson , D . 2003 . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers , Waltham, MA . Hennessy, J. and Patterson, D. 2003. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Waltham, MA."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.811318"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233622"},{"key":"e_1_2_1_12_1","unstructured":"HP. 2008. CACTI HP Laboratories Palo Alto CACTI 5.3. http:\/\/www.hpl.hp.com\/. HP . 2008. CACTI HP Laboratories Palo Alto CACTI 5.3. http:\/\/www.hpl.hp.com\/."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 234--239","author":"Hu J.","unstructured":"Hu , J. and Marculescu , R . 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints . In Proceedings of the Design, Automation and Test in Europe Conference. 234--239 . Hu, J. and Marculescu, R. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the Design, Automation and Test in Europe Conference. 234--239."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065612"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855964"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996650"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329185"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 330--335","author":"Lee C.","unstructured":"Lee , C. , Potkonjak , M. , and Mangione -smith, W. H . 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems . In Proceedings of the International Symposium on Microarchitecture. 330--335 . Lee, C., Potkonjak, M., and Mangione-smith, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture. 330--335."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.146"},{"key":"e_1_2_1_20_1","volume-title":"Real-Time Systems","author":"Liu J.","unstructured":"Liu , J. 2000. Real-Time Systems . Prentice Hall , Upper Saddle River, NJ. Liu, J. 2000. Real-Time Systems. Prentice Hall, Upper Saddle River, NJ."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the Canadian Conference on Electrical and Computer Engineering. 959--962","author":"Modarressi M.","unstructured":"Modarressi , M. , Hessabi , S. , and Goudarzi , M . 2006. A reconfigurable cache architecture for object-oriented embedded systems . In Proceedings of the Canadian Conference on Electrical and Computer Engineering. 959--962 . Modarressi, M., Hessabi, S., and Goudarzi, M. 2006. A reconfigurable cache architecture for object-oriented embedded systems. In Proceedings of the Canadian Conference on Electrical and Computer Engineering. 959--962."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 21376","author":"Nacul A. C.","unstructured":"Nacul , A. C. and Givargis , T . 2004. Dynamic voltage and cache reconfiguration for low power . In Proceedings of the Design, Automation and Test in Europe Conference. 21376 . Nacul, A. C. and Givargis, T. 2004. Dynamic voltage and cache reconfiguration for low power. In Proceedings of the Design, Automation and Test in Europe Conference. 21376."},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems. 1228--1231","author":"Oh S.","unstructured":"Oh , S. , Kim , J. , Kim , S. , and Kyung , C . 2008. Task partitioning algorithm for intra-task dynamic voltage scaling . In Proceedings of the International Symposium on Circuits and Systems. 1228--1231 . Oh, S., Kim, J., Kim, S., and Kyung, C. 2008. Task partitioning algorithm for intra-task dynamic voltage scaling. In Proceedings of the International Symposium on Circuits and Systems. 1228--1231."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International Workshop on Worst-Case Execution Time Analysis.","author":"Puant I.","year":"2002","unstructured":"Puant , I. 2002 . Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems . In Proceedings of the International Workshop on Worst-Case Execution Time Analysis. Puant, I. 2002. Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the IEEE Real-Time Systems Symposium. 114--125","author":"Puant I.","unstructured":"Puant , I. and Decotigny , D . 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems . In Proceedings of the IEEE Real-Time Systems Symposium. 114--125 . Puant, I. and Decotigny, D. 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proceedings of the IEEE Real-Time Systems Symposium. 114--125."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 1484--1489","author":"Puant I.","unstructured":"Puant , I. and Pais , C . 2007. Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison . In Proceedings of the Design, Automation and Test in Europe Conference. 1484--1489 . Puant, I. and Pais, C. 2007. Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison. In Proceedings of the Design, Automation and Test in Europe Conference. 1484--1489."},{"key":"e_1_2_1_28_1","first-page":"1","article-title":"Energy efficient dvs schedule for fixed-priority real-time systems","volume":"6","author":"Quan G.","year":"2007","unstructured":"Quan , G. and Hu , X. S. 2007 . Energy efficient dvs schedule for fixed-priority real-time systems . ACM Trans. Des. Autom. Electron. Syst. 6 , 1 -- 30 . Quan, G. and Hu, X. S. 2007. Energy efficient dvs schedule for fixed-priority real-time systems. ACM Trans. Des. Autom. Electron. Syst. 6, 1--30.","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.154"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the International Solid State Circuit Conference.","author":"Segars S.","year":"2001","unstructured":"Segars , S. 2001 . Low power design techniques for microprocessors . In Proceedings of the International Solid State Circuit Conference. Segars, S. 2001. Low power design techniques for microprocessors. In Proceedings of the International Solid State Circuit Conference."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996597"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1370998.1371004"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 84--93","author":"Sherwood T.","unstructured":"Sherwood , T. , Perelman , E. , Hamerly , G. , Sair , S. , and Calder , B . 2003. Discovering and exploiting program phases . In Proceedings of the International Symposium on Microarchitecture. 84--93 . Sherwood, T., Perelman, E., Hamerly, G., Sair, S., and Calder, B. 2003. Discovering and exploiting program phases. In Proceedings of the International Symposium on Microarchitecture. 84--93."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378551"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2005.26"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1210268.1210275"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the SPIE 17th Annual Symposium on Electronic Imaging Science &amp; Technology.","author":"Varma A.","unstructured":"Varma , A. , Debes , E. , Kozintsev , I. , and Jacob , B . 2005. Instruction-level power dissipation in the intel xscale embedded microprocessor . In Proceedings of the SPIE 17th Annual Symposium on Electronic Imaging Science &amp; Technology. Varma, A., Debes, E., Kozintsev, I., and Jacob, B. 2005. Instruction-level power dissipation in the intel xscale embedded microprocessor. In Proceedings of the SPIE 17th Annual Symposium on Electronic Imaging Science &amp; Technology."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.22"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the International Workshop on Responsive Computer Systems.","author":"Wolfe A.","year":"1993","unstructured":"Wolfe , A. 1993 . Software-based cache partitioning for real-time applications . In Proceedings of the International Workshop on Responsive Computer Systems. Wolfe, A. 1993. Software-based cache partitioning for real-time applications. In Proceedings of the International Workshop on Responsive Computer Systems."},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference.","author":"Zhang C.","unstructured":"Zhang , C. , Vahid , F. , and Lysecky , R . 2004. A self-tuning cache architecture for embedded systems . In Proceedings of the Design, Automation and Test in Europe Conference. Zhang, C., Vahid, F., and Lysecky, R. 2004. A self-tuning cache architecture for embedded systems. In Proceedings of the Design, Automation and Test in Europe Conference."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283828"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.17"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2220336.2220340","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2220336.2220340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:57Z","timestamp":1750238457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2220336.2220340"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":43,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,7]]}},"alternative-id":["10.1145\/2220336.2220340"],"URL":"https:\/\/doi.org\/10.1145\/2220336.2220340","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]},"assertion":[{"value":"2009-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-07-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}