{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:22Z","timestamp":1763466502694,"version":"3.41.0"},"reference-count":56,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["MULTICUBE FP7-216693"],"award-info":[{"award-number":["MULTICUBE FP7-216693"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2012,7]]},"abstract":"<jats:p>Manufacturing process variation is dramatically becoming one of the most important challenges related to power and performance optimization for sub-90nm CMOS technologies. Process variability impacts the optimization of the target system metrics, that is, performance and energy consumption by introducing fluctuations and unpredictability. Besides, it impacts the parametric yield of the chip with respect to application level constraints by reducing the number of devices working within normal operating conditions.<\/jats:p>\n          <jats:p>The impact of variability on systems with stringent application-specific requirements (such as portable multimedia and critical embedded systems) is much greater than on general-purpose systems given the emphasis on predictability and reduced operating margins. In this market segment, failing to address such a problem within the early design stages of the chip may lead to missing market deadlines and suffering greater economic losses.<\/jats:p>\n          <jats:p>\n            In the context of a design space exploration framework for supporting the platform-based design approach, we address the problem of robustness with respect to manufacturing process variations. First, we apply\n            <jats:italic>Response Surface Modeling<\/jats:italic>\n            (RSM) techniques to enable an efficient evaluation of the statistical measures of execution time and energy consumption for each system configuration. Then, we apply a robust design space exploration framework to afford the problem of the impact of manufacturing process variations onto the system-level metrics and consequently onto the application-level constraints. We finally provide a comparison of our design space exploration technique with conventional approaches on two different case studies.\n          <\/jats:p>","DOI":"10.1145\/2220336.2220341","type":"journal-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:42:45Z","timestamp":1343742165000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints"],"prefix":"10.1145","volume":"11","author":[{"given":"Gianluca","family":"Palermo","sequence":"first","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vittorio","family":"Zaccaria","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.004"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cma.2007.03.003"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403549"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Bowman K. Duvall S. and Meindl J. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 183--190. Bowman K. Duvall S. and Meindl J. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 183--190.","DOI":"10.1109\/4.982424"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283792"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.2517-6161.1964.tb00553.x"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/11802839_51"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1162\/evco.2006.14.4.463"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645062"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605428"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168877"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176315"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337320"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168882"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.846356"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. IEEE, 99--108","author":"Joseph P. J.","key":"e_1_2_1_20_1","unstructured":"Joseph , P. J. , Vaswani , K. , and Thazhuthaveetil , M. J . 2006a. Construction and use of linear regression models for processor performance analysis . In Proceedings of the International Symposium on High Performance Computer Architecture. IEEE, 99--108 . Joseph, P. J., Vaswani, K., and Thazhuthaveetil, M. J. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the International Symposium on High Performance Computer Architecture. IEEE, 99--108."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.6"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2002.1021120"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"volume-title":"Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134","author":"Kim W.","key":"e_1_2_1_25_1","unstructured":"Kim , W. , Gupta , M. , Wei , G.-Y. , and Brooks , D . 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134 . Kim, W., Gupta, M., Wei, G.-Y., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168881"},{"volume-title":"Proceedings of the IEEE International Workload Characterization Symposium. 34--45","author":"Li M.-L.","key":"e_1_2_1_27_1","unstructured":"Li , M.-L. , Sasanka , R. , Adve , S. , Chen , Y.-K. , and Debes , E . 2005. The ALPBench benchmark suite for complex multimedia applications . In Proceedings of the IEEE International Workload Characterization Symposium. 34--45 . Li, M.-L., Sasanka, R., Adve, S., Chen, Y.-K., and Debes, E. 2005. The ALPBench benchmark suite for complex multimedia applications. In Proceedings of the IEEE International Workload Characterization Symposium. 34--45."},{"volume-title":"Proceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA\u201906)","author":"Li Y.","key":"e_1_2_1_28_1","unstructured":"Li , Y. , Lee , B. , Brooks , D. , Hu , Z. , and Skadron , K . 2006. CMP design space exploration subject to physical constraints . In Proceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA\u201906) . 502--506. Li, Y., Lee, B., Brooks, D., Hu, Z., and Skadron, K. 2006. CMP design space exploration subject to physical constraints. In Proceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA\u201906). 502--506."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-006-9013-7"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065588"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70756"},{"volume-title":"Design and Analysis of Experiments","author":"Montgomery D. C.","key":"e_1_2_1_32_1","unstructured":"Montgomery , D. C. 2005. Design and Analysis of Experiments . John Wiley and Sons . Montgomery, D. C. 2005. Design and Analysis of Experiments. John Wiley and Sons."},{"key":"e_1_2_1_33_1","unstructured":"Montgomery D. C. and Runger G. C. 2006. Applied Statistics and Probability for Engineers. Wiley. Montgomery D. C. and Runger G. C. 2006. Applied Statistics and Probability for Engineers. Wiley."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.2307\/1268813"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419002"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391615"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0169"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the SNiC Symposium. 1--6.","author":"O\u2019Connor P.","year":"2006","unstructured":"O\u2019Connor , P. 2006 . Future trends in microelectronics - impact on detector readout . In Proceedings of the SNiC Symposium. 1--6. O\u2019Connor, P. 2006. Future trends in microelectronics - impact on detector readout. In Proceedings of the SNiC Symposium. 1--6."},{"volume-title":"Proceedings of the IEEE Congress on Evolutionary Computation. 878--885","author":"Okabe T.","key":"e_1_2_1_39_1","unstructured":"Okabe , T. , Jin , Y. , and Sendhoff , B . 2003. A critical survey of performance indices for multi-objective optimization . In Proceedings of the IEEE Congress on Evolutionary Computation. 878--885 . Okabe, T., Jin, Y., and Sendhoff, B. 2003. A critical survey of performance indices for multi-objective optimization. In Proceedings of the IEEE Congress on Evolutionary Computation. 878--885."},{"key":"e_1_2_1_40_1","first-page":"305","article-title":"Multi-objective design space exploration of embedded system","volume":"1","author":"Palermo G.","year":"2006","unstructured":"Palermo , G. , Silvano , C. , and Zaccaria , V. 2006 . Multi-objective design space exploration of embedded system . J. Embed. Comput. 1 , 3, 305 -- 316 . Palermo, G., Silvano, C., and Zaccaria, V. 2006. Multi-objective design space exploration of embedded system. J. Embed. Comput. 1, 3, 305--316.","journal-title":"J. Embed. Comput."},{"volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation.","author":"Palermo G.","key":"e_1_2_1_41_1","unstructured":"Palermo , G. , Silvano , C. , and Zaccaria , V . 2008a. An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. Palermo, G., Silvano, C., and Zaccaria, V. 2008a. An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation."},{"volume-title":"Proceedings of the IEEE\/ACM\/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA\u201908)","author":"Palermo G.","key":"e_1_2_1_42_1","unstructured":"Palermo , G. , Silvano , C. , and Zaccaria , V . 2008b. Robust optimization of SoC architectures: A multiscenario approach . In Proceedings of the IEEE\/ACM\/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA\u201908) . 7--12. Palermo, G., Silvano, C., and Zaccaria, V. 2008b. Robust optimization of SoC architectures: A multiscenario approach. In Proceedings of the IEEE\/ACM\/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA\u201908). 7--12."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"volume-title":"Proceedings of the 14th Asia and South Pacific Design Automation Conference (ASP-DAC\u201909)","author":"Palermo G.","key":"e_1_2_1_44_1","unstructured":"Palermo , G. , Silvano , C. , and Zaccaria , V . 2009b. Variability-aware robust design space exploration of chip multiprocessor architectures . In Proceedings of the 14th Asia and South Pacific Design Automation Conference (ASP-DAC\u201909) . 323--328. Palermo, G., Silvano, C., and Zaccaria, V. 2009b. Variability-aware robust design space exploration of chip multiprocessor architectures. In Proceedings of the 14th Asia and South Pacific Design Automation Conference (ASP-DAC\u201909). 323--328."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.89"},{"key":"e_1_2_1_46_1","unstructured":"Renau J. Fraguela B. and Wei L. 2005. SESC simulator. http:\/\/sesc.sourceforge.net. Renau J. Fraguela B. and Wei L. 2005. SESC simulator. http:\/\/sesc.sourceforge.net."},{"key":"e_1_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Santner T. J. Williams B. J. and Notz W. 2003. The Design and Analysis of Computer Experiments. Springer-Verlag. Santner T. J. Williams B. J. and Notz W. 2003. The Design and Analysis of Computer Experiments . Springer-Verlag.","DOI":"10.1007\/978-1-4757-3799-8"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.129"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/21.467709"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065718"},{"key":"e_1_2_1_51_1","unstructured":"Taguchi G. 1987. The System of Experimental Design: Engineering Methods to Optimize Quality and Minimize Costs. UNIPUB\/Kraus. Taguchi G. 1987. The System of Experimental Design: Engineering Methods to Optimize Quality and Minimize Costs . UNIPUB\/Kraus."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2004.826895"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2220336.2220341","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2220336.2220341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:57Z","timestamp":1750238457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2220336.2220341"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":56,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,7]]}},"alternative-id":["10.1145\/2220336.2220341"],"URL":"https:\/\/doi.org\/10.1145\/2220336.2220341","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2012,7]]},"assertion":[{"value":"2009-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-07-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}