{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T08:12:52Z","timestamp":1772179972907,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228369","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"42-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors"],"prefix":"10.1145","author":[{"given":"Shashikanth","family":"Bobba","sequence":"first","affiliation":[{"name":"LSI, EPFL, Lausanne, Switzerland"}]},{"given":"Michele","family":"De Marchi","sequence":"additional","affiliation":[{"name":"LSI, EPFL, Lausanne, Switzerland"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"LSM, EPFL, Lausanne, Switzerland"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"LSI, EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{ABC} \"Abc system for logic synthesis \"  {ABC} \"Abc system for logic synthesis \""},{"key":"e_1_3_2_1_2_1","unstructured":"{DC} \"Synopsys design compiler \" 2010.  {DC} \"Synopsys design compiler \" 2010."},{"key":"e_1_3_2_1_3_1","first-page":"70","volume-title":"ICECS","author":"De Marchi M.","year":"2010","unstructured":"{De Marchi 10} De Marchi , M. , et al., \" Synthesis of regular computational fabrics with ambipolar CNTFET technology,\" IEEE Proc . ICECS , pp. 70 -- 73 , Dec. 2010 {De Marchi 10} De Marchi, M., et al., \"Synthesis of regular computational fabrics with ambipolar CNTFET technology,\" IEEE Proc. ICECS, pp. 70--73, Dec. 2010"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.810888"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"e_1_3_2_1_6_1","first-page":"2320","article-title":"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm","author":"Hisamoto D.","year":"2000","unstructured":"{Hisamoto 00} Hisamoto , D. , et al. , \" FinFET-a self-aligned double-gate MOSFET scalable to 20 nm ,\" IEEE Trans. Electron Devices , pp. 2320 -- 2325 , Dec 2000 . {Hisamoto 00} Hisamoto, D., et al., \"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,\" IEEE Trans. Electron Devices, pp. 2320--2325, Dec 2000.","journal-title":"IEEE Trans. Electron Devices"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391556"},{"key":"e_1_3_2_1_8_1","volume-title":"DATE '09","author":"Jamaa M. H. B.","unstructured":"{Jamaa 09} Jamaa , M. H. B. , , \" Novel library of logic gates with ambipolar cntfets: opportunities for multi-level logic synthesis,\" IEEE Proc . DATE '09 . {Jamaa 09} Jamaa, M. H. B., et al., \"Novel library of logic gates with ambipolar cntfets: opportunities for multi-level logic synthesis,\" IEEE Proc. DATE '09."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514954"},{"key":"e_1_3_2_1_11_1","volume-title":"EDSSC","author":"Ng R.","year":"2007","unstructured":"{Ng 07} Ng , R. , Wang , T., and Chan , M ., \" A new approach to fabricate vertically stacked single-crystalline silicon nanowires,\" IEEE Proc . EDSSC , 2007 . {Ng 07} Ng, R., Wang, T., and Chan, M., \"A new approach to fabricate vertically stacked single-crystalline silicon nanowires,\" IEEE Proc. EDSSC, 2007."},{"key":"e_1_3_2_1_12_1","volume-title":"dec","author":"O'Connor I.","year":"2007","unstructured":"{O'Connor 07} O'Connor , I. , et al., \"Ultra-fine grain reconfigurability using cntfets,\" Proc . ICECS , dec 2007 . {O'Connor 07} O'Connor, I., et al., \"Ultra-fine grain reconfigurability using cntfets,\" Proc. ICECS, dec 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. ESSDERC","author":"Sacchetto D.","year":"2009","unstructured":"{Sacchetto 09} Sacchetto , D. , et al., \" Fabrication and Characterization of Vertically Stacked Gate-All-Around Si Nanowire FET Arrays ,\" Proc. ESSDERC , 2009 . {Sacchetto 09} Sacchetto, D., et al., \"Fabrication and Characterization of Vertically Stacked Gate-All-Around Si Nanowire FET Arrays,\" Proc. ESSDERC, 2009."},{"key":"e_1_3_2_1_15_1","first-page":"717","article-title":"High performance 5nm radius twin silicon nanowire mosfet (tsnwfet): fabrication on bulk si wafer, characteristics, and reliability","author":"Suk S. D.","year":"2005","unstructured":"{Suk 05} Suk , S. D. , , \" High performance 5nm radius twin silicon nanowire mosfet (tsnwfet): fabrication on bulk si wafer, characteristics, and reliability ,\" IEEE Proc., IEDM, dec. 2005 , pp. 717 -- 720 . {Suk 05} Suk, S. D., et al., \"High performance 5nm radius twin silicon nanowire mosfet (tsnwfet): fabrication on bulk si wafer, characteristics, and reliability,\" IEEE Proc., IEDM, dec. 2005, pp. 717--720.","journal-title":"IEEE Proc., IEDM, dec."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278568"},{"key":"e_1_3_2_1_17_1","article-title":"Maximization of layout printability\/manufacturability by extreme layout regularity","author":"Tejas J.","year":"2007","unstructured":"{Tejas 07} Tejas , J. , et al. , \" Maximization of layout printability\/manufacturability by extreme layout regularity ,\" J. Micro\/Nanolith. MEMS , 2007 . {Tejas 07} Tejas, J., et al., \"Maximization of layout printability\/manufacturability by extreme layout regularity,\" J. Micro\/Nanolith. MEMS, 2007.","journal-title":"J. Micro\/Nanolith. MEMS"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024921"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","location":"San Francisco California","acronym":"DAC '12","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228369","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:01Z","timestamp":1750236541000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228369"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":19,"alternative-id":["10.1145\/2228360.2228369","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228369","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}