{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T16:22:09Z","timestamp":1778084529146,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228414","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"283-288","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":227,"title":["Exploring sub-20nm FinFET design with predictive technology models"],"prefix":"10.1145","author":[{"given":"Saurabh","family":"Sinha","sequence":"first","affiliation":[{"name":"ARM Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Yeric","sequence":"additional","affiliation":[{"name":"ARM Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikas","family":"Chandra","sequence":"additional","affiliation":[{"name":"ARM Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[{"name":"ARM Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{Online}. Available: www.itrs.net\/ {Online}. Available: www.itrs.net\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"M. Jurczak etal \"Review of finfet technology \" in SOI Conference oct. 2009 pp. 1--4. M. Jurczak et al. \"Review of finfet technology \" in SOI Conference oct. 2009 pp. 1--4.","DOI":"10.1109\/SOI.2009.5318794"},{"key":"e_1_3_2_1_3_1","first-page":"201","article-title":"New paradigm of predictive mosfet and interconnect modeling for early circuit simulation","author":"Cao Y.","year":"2000","journal-title":"CICC"},{"key":"e_1_3_2_1_4_1","unstructured":"{Online}. Available: ptm.asu.edu {Online}. Available: ptm.asu.edu"},{"key":"e_1_3_2_1_5_1","unstructured":"{Online}. Available: www-device.eecs.berkeley.edu\/bsim\/?page=BSIM4 {Online}. Available: www-device.eecs.berkeley.edu\/bsim\/?page=BSIM4"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"J. Lee etal \"Analyzing impact of multiple abb and avs domains on throughput of power and thermal-constrained multi-core processors \" in ASP-DAC jan. 2010 pp. 229--234. J. Lee et al. \"Analyzing impact of multiple abb and avs domains on throughput of power and thermal-constrained multi-core processors \" in ASP-DAC jan. 2010 pp. 229--234.","DOI":"10.1109\/ASPDAC.2010.5419889"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403502"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"e_1_3_2_1_9_1","volume-title":"Springer US","author":"Dunga M.","year":"2008"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"S. Yao etal \"Global parameter extraction for a multi-gate mosfets compact model \" in ICMTS march 2010 pp. 194--197. S. Yao et al. \"Global parameter extraction for a multi-gate mosfets compact model \" in ICMTS march 2010 pp. 194--197.","DOI":"10.1109\/ICMTS.2010.5466821"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/55.2058"},{"key":"e_1_3_2_1_12_1","first-page":"19","article-title":"High-performance symmetric-gate and cmos-compatible vt asymmetric-gate finfet devices","author":"Kedzierski J.","year":"2001","journal-title":"IEDM"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"H. Kawasaki etal \"Finfet process and integration technology for high performance lsi in 22 nm node and beyond \" in IWJT june 2007 pp. 3--8. H. Kawasaki et al. \"Finfet process and integration technology for high performance lsi in 22 nm node and beyond \" in IWJT june 2007 pp. 3--8.","DOI":"10.1109\/IWJT.2007.4279933"},{"key":"e_1_3_2_1_14_1","unstructured":"M. Lundstrom. (2008) Ece 612: Nanoscale transistors. {Online}. Available: nanohub.org\/resources\/5328. M. Lundstrom. (2008) Ece 612: Nanoscale transistors. {Online}. Available: nanohub.org\/resources\/5328."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"K.-W. Ang etal \"Advanced contact and junction technologies for improved parasitic resistance and short channel immunity in finfets beyond 22nm node \" in ISDRS dec. 2011 pp. 1--2. K.-W. Ang et al. \"Advanced contact and junction technologies for improved parasitic resistance and short channel immunity in finfets beyond 22nm node \" in ISDRS dec. 2011 pp. 1--2.","DOI":"10.1109\/ISDRS.2011.6135201"},{"key":"e_1_3_2_1_16_1","first-page":"50","article-title":"Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering","author":"Kavalieros J.","year":"2006","journal-title":"VLSIT"},{"key":"e_1_3_2_1_17_1","unstructured":"J. Chang etal \"Scaling of soi finfets down to fin width of 4 nm for the 10nm technology node \" in VLSIT june 2011 pp. 12--13. J. Chang et al. \"Scaling of soi finfets down to fin width of 4 nm for the 10nm technology node \" in VLSIT june 2011 pp. 12--13."},{"key":"e_1_3_2_1_18_1","unstructured":"C. Young etal \"Critical discussion on (100) and (110) orientation dependent transport: nmos planar and finfet \" in VLSIT june 2011 pp. 18--19. C. Young et al. \"Critical discussion on (100) and (110) orientation dependent transport: nmos planar and finfet \" in VLSIT june 2011 pp. 18--19."},{"key":"e_1_3_2_1_19_1","unstructured":"C. Wu etal \"High performance 22\/20nm finfet cmos devices with advanced high-k\/metal gate scheme \" in IEDM dec. 2010 pp. 27.1.1--27.1.4. C. Wu et al. \"High performance 22\/20nm finfet cmos devices with advanced high-k\/metal gate scheme \" in IEDM dec. 2010 pp. 27.1.1--27.1.4."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"C.-Y. Chang etal \"A 25-nm gate-length finfet transistor module for 32nm node \" in IEDM dec. 2009 pp. 1--4. C.-Y. Chang et al. \"A 25-nm gate-length finfet transistor module for 32nm node \" in IEDM dec. 2009 pp. 1--4.","DOI":"10.1109\/IEDM.2009.5424367"},{"key":"e_1_3_2_1_21_1","unstructured":"T. Yamashita etal \"Sub-25nm finfet with advanced fin formation and short channel effect engineering \" in VLSIT june 2011 pp. 14--15. T. Yamashita et al. \"Sub-25nm finfet with advanced fin formation and short channel effect engineering \" in VLSIT june 2011 pp. 14--15."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2126556"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2158978"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"C.-C. Yeh etal \"A low operating power finfet transistor module featuring scaled gate stack and strain engineering for 32\/28nm soc technology \" in IEDM dec. 2010 pp. 34.1.1--34.1.4. C.-C. Yeh et al. \"A low operating power finfet transistor module featuring scaled gate stack and strain engineering for 32\/28nm soc technology \" in IEDM dec. 2010 pp. 34.1.1--34.1.4.","DOI":"10.1109\/IEDM.2010.5703473"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"K. von Arnim etal \"A low-power multi-gate fet cmos technology with 13.9ps inverter delay large-scale integrated high performance digital circuits and sram \" in VLSI Technology june 2007 pp. 106--107. K. von Arnim et al. \"A low-power multi-gate fet cmos technology with 13.9ps inverter delay large-scale integrated high performance digital circuits and sram \" in VLSI Technology june 2007 pp. 106--107.","DOI":"10.1109\/VLSIT.2007.4339745"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"G. Vellianitis etal \"Gatestacks for scalable high-performance finfets \" in IEDM dec. 2007 pp. 681--684. G. Vellianitis et al. \"Gatestacks for scalable high-performance finfets \" in IEDM dec. 2007 pp. 681--684.","DOI":"10.1109\/IEDM.2007.4419037"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"M. Guillorn etal \"Finfet performance advantage at 22nm: An ac perspective \" in VLSIT june 2008 pp. 12--13. M. Guillorn et al. \"Finfet performance advantage at 22nm: An ac perspective \" in VLSIT june 2008 pp. 12--13.","DOI":"10.1109\/VLSIT.2008.4588544"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","location":"San Francisco California","acronym":"DAC '12","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228414","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:02Z","timestamp":1750236542000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228414"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":27,"alternative-id":["10.1145\/2228360.2228414","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228414","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}