{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:06:50Z","timestamp":1761646010911,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228447","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"492-497","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":72,"title":["Future cache design using STT MRAMs for improved energy efficiency"],"prefix":"10.1145","author":[{"given":"Sang Phill","family":"Park","sequence":"first","affiliation":[{"name":"Purdue University, West Lafayette, IN"}]},{"given":"Sumeet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}]},{"given":"Niladri","family":"Mojumder","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703416"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proc. IEDM","author":"Lin C. J.","year":"2009","unstructured":"C. J. Lin CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell . In Proc. IEDM , pages 1 -- 4 , Dec. 2009 . C. J. Lin et al. 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell. In Proc. IEDM, pages 1--4, Dec. 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433911"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.14"},{"key":"e_1_3_2_1_5_1","volume-title":"Morgan Kaufmann","author":"Hennessy J. L.","year":"2002","unstructured":"J. L. Hennessy : A Quantitative Approach . Morgan Kaufmann , May 2002 . J. L. Hennessy et al. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, May 2002."},{"key":"e_1_3_2_1_6_1","article-title":"Development of Embedded STT-MRAM for Mobile System-on-Chips","author":"Lee K.","year":"2011","unstructured":"K. Lee Development of Embedded STT-MRAM for Mobile System-on-Chips . IEEE Trans. Magnetics , 2011 . K. Lee et al. Development of Embedded STT-MRAM for Mobile System-on-Chips. IEEE Trans. Magnetics, 2011.","journal-title":"IEEE Trans. Magnetics"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"e_1_3_2_1_11_1","volume-title":"A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits","author":"Ohbayashi S.","year":"2007","unstructured":"S. Ohbayashi A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits . IEEE JSSC , Apr. 2007 . S. Ohbayashi et al. A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits. IEEE JSSC, Apr. 2007."},{"key":"e_1_3_2_1_12_1","first-page":"303","volume-title":"Proc. ISLPED","author":"Park S.","year":"2011","unstructured":"S. Park SRAM array with ~1R\/1W multi-port operation for DVFS-enabled processors . In Proc. ISLPED , pages 303 -- 308 , Aug. 2011 . S. Park et al. Column-selection-enabled 8T SRAM array with ~1R\/1W multi-port operation for DVFS-enabled processors. In Proc. ISLPED, pages 303--308, Aug. 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1791889.1791948"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"e_1_3_2_1_15_1","unstructured":"Simplescalar LLC. http:\/\/www.simplescalar.com.  Simplescalar LLC. http:\/\/www.simplescalar.com."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956577"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '12"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228447","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:02Z","timestamp":1750236542000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228447"}},"subtitle":["devices, circuits and architecture"],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":18,"alternative-id":["10.1145\/2228360.2228447","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228447","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}