{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:33Z","timestamp":1763468073888,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228519","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"888-896","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Hybrid DRAM\/PRAM-based main memory for single-chip CPU\/GPU"],"prefix":"10.1145","author":[{"given":"Dongki","family":"Kim","sequence":"first","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungkwang","family":"Lee","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaewoong","family":"Chung","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong Hyuk","family":"Woo","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Co. 2nd Generation Intel\u00ae Core#8482; Processor Family (Codemane Sandy Bridge) http:\/\/software.intel.com\/en-us\/articles\/sandy-bridge.  Intel Co. 2 nd Generation Intel\u00ae Core#8482; Processor Family (Codemane Sandy Bridge) http:\/\/software.intel.com\/en-us\/articles\/sandy-bridge."},{"key":"e_1_3_2_1_2_1","unstructured":"NVIDIA. Co. TEGRA 2 & TEGRA 3 SUPER CHIP PROCESSORS http:\/\/www.nvidia.com\/object\/tegra-superchip.html.  NVIDIA. Co. TEGRA 2 & TEGRA 3 SUPER CHIP PROCESSORS http:\/\/www.nvidia.com\/object\/tegra-superchip.html."},{"key":"e_1_3_2_1_3_1","volume-title":"June","author":"Dumas S.","year":"2011","unstructured":"S. Dumas , \" Mobile Memory Forum : LPDDR3 and WideIO,\" JEDEC Mobile Forum , June 2011 . S. Dumas, \"Mobile Memory Forum: LPDDR3 and WideIO,\" JEDEC Mobile Forum, June 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_5_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) available at www.itrs.net.  International Technology Roadmap for Semiconductors (ITRS) available at www.itrs.net."},{"key":"e_1_3_2_1_6_1","volume-title":"Aug.","author":"Abdulla M.","year":"2010","unstructured":"M. Abdulla , and M. Greenberg , \" Will Phase Change Memory (PCM) Replace DRAM or NAND Flash?,\" Flash Memory Summit , Aug. 2010 . M. Abdulla, and M. Greenberg, \"Will Phase Change Memory (PCM) Replace DRAM or NAND Flash?,\" Flash Memory Summit, Aug. 2010."},{"key":"e_1_3_2_1_7_1","unstructured":"Numonyx \"Phase Change Memory (PCM): A new memory technology to enable new memory usage models \" available at www.numonyx.com\/en-us\/MemoryProducts\/PCM\/Pages\/PCM.aspx.  Numonyx \"Phase Change Memory (PCM): A new memory technology to enable new memory usage models \" available at www.numonyx.com\/en-us\/MemoryProducts\/PCM\/Pages\/PCM.aspx."},{"key":"e_1_3_2_1_8_1","unstructured":"EE Times Samsung to ship MCP with phase-change http:\/\/www.eetimes.com\/electronics-news\/4088727\/Samsung-to-ship-MCP-with-phase-change.  EE Times Samsung to ship MCP with phase-change http:\/\/www.eetimes.com\/electronics-news\/4088727\/Samsung-to-ship-MCP-with-phase-change."},{"key":"e_1_3_2_1_9_1","first-page":"D209","volume":"2","author":"Standard JEDEC","year":"2011","unstructured":"JEDEC Standard , Low Power Double Data Rate 2 (LPDDR2), JES D209 - D202 E, April 2011 . JEDEC Standard, Low Power Double Data Rate 2 (LPDDR2), JESD209-2E, April 2011.","journal-title":"Low Power Double Data Rate"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. ISSCC","author":"Villa C.","year":"2010","unstructured":"C. Villa , A 45nm 1Gb 1.8V Phase-Change Memory ,\" Proc. ISSCC , 2010 . C. Villa, et al., \"A 45nm 1Gb 1.8V Phase-Change Memory,\" Proc. ISSCC, 2010."},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. International Solid-State Circuits Conference (ISSCC)","author":"Chung H.","year":"2011","unstructured":"H. Chung , A 58nm 1.8V 1Gb PRAM with 6.4MB\/s Program BW,\" Proc. International Solid-State Circuits Conference (ISSCC) , 2011 . H. Chung, et al., \"A 58nm 1.8V 1Gb PRAM with 6.4MB\/s Program BW,\" Proc. International Solid-State Circuits Conference (ISSCC), 2011."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. ISSCC","author":"Sandre G.","year":"2010","unstructured":"G. Sandre , A 90nm 4 Mb Embedded Phase-Change Memory with 1.2V 12ns Read Access Time and 1MB\/s Write Throughput ,\" Proc. ISSCC , 2010 . G. Sandre, et al., \"A 90nm 4Mb Embedded Phase-Change Memory with 1.2V 12ns Read Access Time and 1MB\/s Write Throughput,\" Proc. ISSCC, 2010."},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. ISCAS","author":"Yang B. D.","year":"2007","unstructured":"B. D. Yang , A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme,\" Proc. ISCAS , 2007 . B. D. Yang, et al., \"A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme,\" Proc. ISCAS, 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. HPCA","author":"Qureshi M.","year":"2011","unstructured":"M. Qureshi , , \" Practical and Secure PCM Systems by Online Detection of Malicious Write Streams ,\" Proc. HPCA , 2011 . M. Qureshi, et al., \"Practical and Secure PCM Systems by Online Detection of Malicious Write Streams,\" Proc. HPCA, 2011."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966490"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188540"},{"key":"e_1_3_2_1_20_1","unstructured":"Personal communications with Intel CPU\/GPU designers 2011.  Personal communications with Intel CPU\/GPU designers 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"Effect of Instruction Fetch and Memory Scheduling on GPU Performance,\" Workshop on Language, Compiler, and Architecture Support for GPGPU, in conjunction with HPCA\/PPoPP","author":"Lakshminarayana N. B.","year":"2010","unstructured":"N. B. Lakshminarayana , and H. Kim , \" Effect of Instruction Fetch and Memory Scheduling on GPU Performance,\" Workshop on Language, Compiler, and Architecture Support for GPGPU, in conjunction with HPCA\/PPoPP , 2010 . N. B. Lakshminarayana, and H. Kim, \"Effect of Instruction Fetch and Memory Scheduling on GPU Performance,\" Workshop on Language, Compiler, and Architecture Support for GPGPU, in conjunction with HPCA\/PPoPP, 2010."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_23_1","unstructured":"T. M. Aamodt etal \"GPGPU-Sim: A Performance Simulator for Massively Multithreaded Processor Research \" available at http:\/\/www.ece.ubc.ca\/~aamodt\/gpgpu-sim\/tutorial\/GPGPU-Sim-Tutorial-MICRO42.pdf  T. M. Aamodt et al. \"GPGPU-Sim: A Performance Simulator for Massively Multithreaded Processor Research \" available at http:\/\/www.ece.ubc.ca\/~aamodt\/gpgpu-sim\/tutorial\/GPGPU-Sim-Tutorial-MICRO42.pdf"},{"key":"e_1_3_2_1_24_1","unstructured":"Intel Co. \"Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors \" available at http:\/\/software.intel.com\/sites\/products\/collateral\/hpc\/vtune\/performance_analysis_guide.pdf.  Intel Co. \"Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors \" available at http:\/\/software.intel.com\/sites\/products\/collateral\/hpc\/vtune\/performance_analysis_guide.pdf."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_27_1","volume-title":"Proc. ISPASS","author":"Bakhoda A.","year":"2009","unstructured":"A. Bakhoda , Analyzing CUDA Workloads Using a Detailed GPU Simulator ,\" Proc. ISPASS , 2009 . A. Bakhoda, et al., \"Analyzing CUDA Workloads Using a Detailed GPU Simulator,\" Proc. ISPASS, 2009."}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '12"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228519","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228519"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":27,"alternative-id":["10.1145\/2228360.2228519","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228519","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}