{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:34Z","timestamp":1763468074273,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228520","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"897-906","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Write performance improvement by hiding R drift latency in phase-change RAM"],"prefix":"10.1145","author":[{"given":"Youngsik","family":"Kim","sequence":"first","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"June","author":"Dumas S.","year":"2011","unstructured":"S. Dumas , \" Mobile Memory Forum : LPDDR3 and WideIO,\" JEDEC Mobile Forum , June 2011 . S. Dumas, \"Mobile Memory Forum: LPDDR3 and WideIO,\" JEDEC Mobile Forum, June 2011."},{"key":"e_1_3_2_1_2_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) available at www.itrs.net.  International Technology Roadmap for Semiconductors (ITRS) available at www.itrs.net."},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. ISSCC","author":"Villa C.","year":"2010","unstructured":"C. Villa , A 45nm 1Gb 1.8V Phase-Change Memory ,\" Proc. ISSCC , 2010 . C. Villa, et al., \"A 45nm 1Gb 1.8V Phase-Change Memory,\" Proc. ISSCC, 2010."},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. ISSCC","author":"Chung H.","year":"2011","unstructured":"H. Chung , A 58nm 1.8V 1Gb PRAM with 6.4MB\/s Program BW,\" Proc. ISSCC , 2011 . H. Chung, et al., \"A 58nm 1.8V 1Gb PRAM with 6.4MB\/s Program BW,\" Proc. ISSCC, 2011."},{"key":"e_1_3_2_1_5_1","unstructured":"EE Times Samsung to ship MCP with phase-change http:\/\/www.eetimes.com\/electronics-news\/4088727\/Samsung-to-ship-MCP-with-phase-change.  EE Times Samsung to ship MCP with phase-change http:\/\/www.eetimes.com\/electronics-news\/4088727\/Samsung-to-ship-MCP-with-phase-change."},{"volume-title":"Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories,\" IEEE Trans. on Electron Devices","author":"Ielmini D.","key":"e_1_3_2_1_6_1","unstructured":"D. Ielmini , A. L. Lacaita , and D. Mantegazza , \" Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories,\" IEEE Trans. on Electron Devices , vol. 54 , no. 2, Feb. 2007. D. Ielmini, A. L. Lacaita, and D. Mantegazza, \"Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories,\" IEEE Trans. on Electron Devices, vol. 54, no. 2, Feb. 2007."},{"key":"e_1_3_2_1_7_1","unstructured":"Samsung Electronics Datasheet 1Gb(64Mx16) LPDDR2-PRAM 2010.  Samsung Electronics Datasheet 1Gb(64Mx16) LPDDR2-PRAM 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. ISCAS","author":"Yang B. D.","year":"2007","unstructured":"B. D. Yang , A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme,\" Proc. ISCAS , 2007 . B. D. Yang, et al., \"A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme,\" Proc. ISCAS, 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_3_2_1_20_1","volume-title":"Proc. HPCA","author":"Qureshi M. K.","year":"2010","unstructured":"M. K. Qureshi , Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing ,\" Proc. HPCA , 2010 . M. K. Qureshi, et al., \"Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing,\" Proc. HPCA, 2010."},{"key":"e_1_3_2_1_21_1","volume-title":"JESD209-2E","author":"Standard JEDEC","year":"2011","unstructured":"JEDEC Standard , Low Power Double Data Rate 2 (LPDDR2) , JESD209-2E , April 2011 . JEDEC Standard, Low Power Double Data Rate 2 (LPDDR2), JESD209-2E, April 2011."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"e_1_3_2_1_23_1","volume-title":"Proc. 8th Annual Symposium on Computer Architecture","author":"Kroft D.","year":"1981","unstructured":"D. Kroft , \"Lockup-free Instruction Fetch\/Prefetch Cache Organization ,\" Proc. 8th Annual Symposium on Computer Architecture , 1981 . D. Kroft, \"Lockup-free Instruction Fetch\/Prefetch Cache Organization,\" Proc. 8th Annual Symposium on Computer Architecture, 1981."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '12"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228520","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228520"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":26,"alternative-id":["10.1145\/2228360.2228520","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228520","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}