{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:06Z","timestamp":1759147626819,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CSR-091699CNS-0910851"],"award-info":[{"award-number":["CSR-091699CNS-0910851"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228536","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"980-987","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Process variation in near-threshold wide SIMD architectures"],"prefix":"10.1145","author":[{"given":"Sangwon","family":"Seo","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald G.","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Woh","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongjun","family":"Park","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Charkrabari","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"issue":"4","key":"e_1_3_2_1_2_1","first-page":"5","article-title":"High-performance CMOS variability in the 65nm regime and beyond","volume":"50","author":"Bernstein K.","year":"2006","unstructured":"K. Bernstein High-performance CMOS variability in the 65nm regime and beyond . IBM Journal of Research and Development , vol. 50 , no. 4 . 5 , pages 433--449, 2006 . K. Bernstein et al. High-performance CMOS variability in the 65nm regime and beyond. IBM Journal of Research and Development, vol. 50, no. 4.5, pages 433--449, 2006.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840862"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077610"},{"key":"e_1_3_2_1_6_1","unstructured":"Nanoscale Integration and Modeling (NIMO) Group. Predictive technology model (PTM). {online} http:\/\/www.eas.asu.edu\/~ptm\/  Nanoscale Integration and Modeling (NIMO) Group. Predictive technology model (PTM). {online} http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039270"},{"issue":"99","key":"e_1_3_2_1_8_1","first-page":"1","article-title":"Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness","author":"Ye Y.","year":"2010","unstructured":"Y. Ye Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness . IEEE Transactions on Very Large Scale Integration (VLSI) Systems , no. 99 , pages 1 -- 10 , 2010 . Y. Ye et al. Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, no. 99, pages 1--10, 2010.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_10_1","volume-title":"Swizzle Network for SIMD Processors. IEEE Symposium on VLSI Circuits","author":"Satpathy S.","year":"2010","unstructured":"S. Satpathy A 1.07 Tbit\/s 128x128 Swizzle Network for SIMD Processors. IEEE Symposium on VLSI Circuits , June 2010 . S. Satpathy et al. A 1.07 Tbit\/s 128x128 Swizzle Network for SIMD Processors. IEEE Symposium on VLSI Circuits, June 2010."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007564"},{"key":"e_1_3_2_1_12_1","first-page":"188","volume-title":"IEEE Symposium on VLSI Circuits","author":"Seok M.","year":"2008","unstructured":"M. Seok The Phoenix processor: A 30pw platform for sensor applications . IEEE Symposium on VLSI Circuits , pages 188 -- 189 , June 2008 . M. Seok et al. The Phoenix processor: A 30pw platform for sensor applications. IEEE Symposium on VLSI Circuits, pages 188--189, June 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031813"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433997"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '12"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228536","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228536"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":17,"alternative-id":["10.1145\/2228360.2228536","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228536","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}