{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:31:02Z","timestamp":1772908262287,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2118.001"],"award-info":[{"award-number":["2118.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1017391"],"award-info":[{"award-number":["CCF-1017391"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228545","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"1024-1030","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":84,"title":["TSV open defects in 3D integrated circuits"],"prefix":"10.1145","author":[{"given":"Fangming","family":"Ye","sequence":"first","affiliation":[{"name":"Duke University, Durham, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2009 (ITRS'09). International Technology Roadmap for Semiconductors 2009 (ITRS'09)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326117"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_4_1","first-page":"31.2.1","volume-title":"IEEE International Electron Devices Meeting (IEDM)","author":"Chiang T.-Y.","year":"2001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1502129"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2166961"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907255"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.73"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A.-C. Hsieh etal \"TSV redundancy: architecture and design issues in 3D IC \" in Proc. Design Automation and Test in Europe (DATE) pp. 166--171 Mar. 2010. A.-C. Hsieh et al. \"TSV redundancy: architecture and design issues in 3D IC \" in Proc. Design Automation and Test in Europe (DATE) pp. 166--171 Mar. 2010.","DOI":"10.1109\/DATE.2010.5457218"},{"key":"e_1_3_2_1_13_1","unstructured":"Predictive Technology Model (PTM) Available on http:\/\/ptm.asu.edu\/. Predictive Technology Model (PTM) Available on http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_14_1","volume-title":"McGraw-hill","author":"Hodges D.","year":"2003"},{"key":"e_1_3_2_1_15_1","first-page":"81","volume-title":"International Conference on Computer Design (ICCD)","author":"Boese K. D.","year":"1993"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"R. Weerasekera etal \"On signalling over through-silicon-via (TSV) interconnects in 3-D integrated circuits \" in Proc. Design Automation and Test in Europe (DATE) pp. 1325--1328 Mar. 2010. R. Weerasekera et al. \"On signalling over through-silicon-via (TSV) interconnects in 3-D integrated circuits \" in Proc. Design Automation and Test in Europe (DATE) pp. 1325--1328 Mar. 2010.","DOI":"10.1109\/DATE.2010.5457013"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.920682"},{"key":"e_1_3_2_1_20_1","first-page":"113","volume-title":"IEEE International Interconnect Technology Conference (IITC)","author":"Saint-Laurent M.","year":"2004"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929646"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"L. Jiang Q. Xu and B. Eklow \"On effective TSV repair for 3D-stacked ICs \" in Proc. Design Automation and Test in Europe (DATE) Mar. 2012. L. Jiang Q. Xu and B. Eklow \"On effective TSV repair for 3D-stacked ICs \" in Proc. Design Automation and Test in Europe (DATE) Mar. 2012.","DOI":"10.1109\/DATE.2012.6176602"},{"key":"e_1_3_2_1_24_1","unstructured":"FICO#8482; Xpress Opitmization Suite http:\/\/www.fico.com\/en\/Products\/DMTools\/. FICO#8482; Xpress Opitmization Suite http:\/\/www.fico.com\/en\/Products\/DMTools\/."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel Core#8482; Duo Processor E6700 http:\/\/ark.intel.com\/products\/27251\/Intel-Core2-Duo-Processor-E6700-(4M-Cache-2_66-GHz-1066-MHz-FSB). Intel Core#8482; Duo Processor E6700 http:\/\/ark.intel.com\/products\/27251\/Intel-Core2-Duo-Processor-E6700-(4M-Cache-2_66-GHz-1066-MHz-FSB)."},{"key":"e_1_3_2_1_26_1","volume-title":"IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems","author":"Jain A.","year":"2010"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"C. Bermond etal \"High frequency characterization and modeling of high density TSV in 3D integrated circuits \" in IEEE Workshop on Signal Propagation on Interconnects (SPI) May 2009. C. Bermond et al. \"High frequency characterization and modeling of high density TSV in 3D integrated circuits \" in IEEE Workshop on Signal Propagation on Interconnects (SPI) May 2009.","DOI":"10.1109\/SPI.2009.5089840"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.97808"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","location":"San Francisco California","acronym":"DAC '12","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228545","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228545"}},"subtitle":["characterization, test, and optimal spare allocation"],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":28,"alternative-id":["10.1145\/2228360.2228545","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228545","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}