{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:27Z","timestamp":1750307007693,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF 0904124"],"award-info":[{"award-number":["CCF 0904124"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228560","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"1100-1106","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Can pin access limit the footprint scaling?"],"prefix":"10.1145","author":[{"given":"Xiang","family":"Qiu","sequence":"first","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735028"},{"key":"e_1_3_2_1_2_1","first-page":"621","volume-title":"New placement prediction and mitigation techniques for local routing congestion,\" in Proceedings of ICCAD'10","author":"Taghavi T.","year":"2010","unstructured":"T. Taghavi , C. Alpert , A. Huber , Z. Li , G.-J. Nam , and S. Ramji , \" New placement prediction and mitigation techniques for local routing congestion,\" in Proceedings of ICCAD'10 , 2010 , pp. 621 -- 624 . T. Taghavi, C. Alpert, A. Huber, Z. Li, G.-J. Nam, and S. Ramji, \"New placement prediction and mitigation techniques for local routing congestion,\" in Proceedings of ICCAD'10, 2010, pp. 621--624."},{"key":"e_1_3_2_1_3_1","first-page":"127","volume-title":"A study on cell-level routing for VeSFET circuits,\" in Proceedings of MIXDES'11","author":"Marek-Sadowska M.","year":"2011","unstructured":"M. Marek-Sadowska , and X. Qiu , \" A study on cell-level routing for VeSFET circuits,\" in Proceedings of MIXDES'11 , 2011 , pp. 127 -- 132 . M. Marek-Sadowska, and X. Qiu, \"A study on cell-level routing for VeSFET circuits,\" in Proceedings of MIXDES'11, 2011, pp. 127--132."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894596"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"e_1_3_2_1_8_1","first-page":"830","article-title":"Integrated circuit device, system, and method of fabrication","volume":"0","author":"Maly W.","year":"2009","unstructured":"W. Maly , \" Integrated circuit device, system, and method of fabrication ,\" Patent US 0 321 830 , December 31, 2009 . W. Maly, \"Integrated circuit device, system, and method of fabrication,\" Patent US 0 321 830, December 31, 2009.","journal-title":"Patent US"},{"key":"e_1_3_2_1_9_1","first-page":"145","volume-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration,\" in Proceedings of MIXDES'11","author":"Maly W.","year":"2011","unstructured":"W. Maly , N. Singh , Z. Chen , N. Shen , X. Li , A. Pfitzner , D. Kasprowicz , W. Kuzmicz , Y.-W. Lin , and M. Marek-Sadowska , \" Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration,\" in Proceedings of MIXDES'11 , 2011 , pp. 145 -- 150 . W. Maly, N. Singh, Z. Chen, N. Shen, X. Li, A. Pfitzner, D. Kasprowicz, W. Kuzmicz, Y.-W. Lin, and M. Marek-Sadowska, \"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration,\" in Proceedings of MIXDES'11, 2011, pp. 145--150."},{"key":"e_1_3_2_1_10_1","volume-title":"Technical University Munich","author":"Weis M.","year":"2009","unstructured":"M. Weis , \"A circuit design perspective for the Vertical Slit Field Effect Transistor (VeSFET),\" PhD thesis , Technical University Munich , 2009 . M. Weis, \"A circuit design perspective for the Vertical Slit Field Effect Transistor (VeSFET),\" PhD thesis, Technical University Munich, 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035580"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097191"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006082"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013274"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960410"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.661219"},{"key":"e_1_3_2_1_18_1","unstructured":"http:\/\/www.si2.org\/openeda.si2.org\/projects\/nangatelib\/  http:\/\/www.si2.org\/openeda.si2.org\/projects\/nangatelib\/"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.974135"},{"key":"e_1_3_2_1_20_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 70930. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 70930. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '12"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228560","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228560"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":19,"alternative-id":["10.1145\/2228360.2228560","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228560","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}