{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T02:48:07Z","timestamp":1773110887916,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Government","award":["HR0011-10-3-0007"],"award-info":[{"award-number":["HR0011-10-3-0007"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228572","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"1153-1158","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":162,"title":["Near-threshold voltage (NTV) design"],"prefix":"10.1145","author":[{"given":"Himanshu","family":"Kaul","sequence":"first","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shekhar","family":"Borkar","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"A 320 mV 56 μW 411 GOPS\/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS","volume":"44","author":"Kaul H.","year":"2009","unstructured":"H. Kaul , \" A 320 mV 56 μW 411 GOPS\/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS \", JSSC , Volume: 44 , Issue: 1 , 2009 . H. Kaul et al, \"A 320 mV 56 μW 411 GOPS\/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS\", JSSC, Volume: 44, Issue: 1, 2009.","journal-title":"JSSC"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"A 300 mV 494GOPS\/W Reconfigurable Dual-Supply 4-Way SIMD Vector Processing Accelerator in 45 nm CMOS","volume":"45","author":"Kaul H.","year":"2010","unstructured":"H. Kaul , \" A 300 mV 494GOPS\/W Reconfigurable Dual-Supply 4-Way SIMD Vector Processing Accelerator in 45 nm CMOS \", JSSC , Volume: 45 , Issue: 1 , 2010 . H. Kaul et al, \"A 300 mV 494GOPS\/W Reconfigurable Dual-Supply 4-Way SIMD Vector Processing Accelerator in 45 nm CMOS\", JSSC, Volume: 45, Issue: 1, 2010.","journal-title":"JSSC"},{"key":"e_1_3_2_1_3_1","volume-title":"ISSCC","author":"Kaul H.","year":"2012","unstructured":"H. Kaul , \" A 1.45GHz 52-to-162GFLOPS\/W Variable-Precision Floating-Point Fused Multiply-Add Unit With Certainty Tracking in 32nm CMOS \", ISSCC , 2012 . H. Kaul et al, \"A 1.45GHz 52-to-162GFLOPS\/W Variable-Precision Floating-Point Fused Multiply-Add Unit With Certainty Tracking in 32nm CMOS\", ISSCC, 2012."},{"key":"e_1_3_2_1_4_1","volume-title":"ISSCC","author":"Hsu S.","year":"2012","unstructured":"S. Hsu , \" A 280mV-1.1V 256b Reconfigurable SIMD Vector Permutation Engine with Vertical Shuffle in 22nm CMOS \", ISSCC , 2012 . S. Hsu et al, \"A 280mV-1.1V 256b Reconfigurable SIMD Vector Permutation Engine with Vertical Shuffle in 22nm CMOS\", ISSCC, 2012."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_3_2_1_6_1","volume-title":"VLSI Circuits Symposium","author":"Agarwal A.","year":"2010","unstructured":"A. Agarwal A 32nm 8.3GHz 64-entry x 32b variation tolerant near-threshold voltage register file \", VLSI Circuits Symposium , 2010 . A. Agarwal et al, \"A 32nm 8.3GHz 64-entry x 32b variation tolerant near-threshold voltage register file\", VLSI Circuits Symposium, 2010."},{"key":"e_1_3_2_1_7_1","volume-title":"44th Reliability Physics Symposium","author":"Seifert N.","year":"2006","unstructured":"N. Seifert CMOS Bulk Devices\" , 44th Reliability Physics Symposium , 2006 . N. Seifert et al, \"Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices\", 44th Reliability Physics Symposium, 2006."},{"key":"e_1_3_2_1_8_1","volume-title":"NSREC","author":"Seifert N.","year":"2012","unstructured":"N. Seifert , \" Soft Error Susceptibilities of 22nm Tri-Gate Devices \", NSREC , 2012 N. Seifert et al, \"Soft Error Susceptibilities of 22nm Tri-Gate Devices\", NSREC, 2012"},{"key":"e_1_3_2_1_9_1","volume-title":"VLSI Circuits Symposium","author":"Seok M.","year":"2008","unstructured":"M. Seok : A 30pW platform for sensor applications \", VLSI Circuits Symposium , 2008 . M. Seok et al, \"The Phoenix Processor: A 30pW platform for sensor applications\", VLSI Circuits Symposium, 2008."},{"key":"e_1_3_2_1_10_1","volume-title":"ISSCC","author":"Jain S.","year":"2012","unstructured":"S. Jain A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS\" , ISSCC 2012 . S. Jain et al, \"A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS\", ISSCC 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","location":"San Francisco California","acronym":"DAC '12","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228572","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228572"}},"subtitle":["opportunities and challenges"],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":12,"alternative-id":["10.1145\/2228360.2228572","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228572","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}