{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T01:40:31Z","timestamp":1783215631965,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228573","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"1159-1163","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Near-threshold operation for power-efficient computing?"],"prefix":"10.1145","author":[{"given":"Leland","family":"Chang","sequence":"first","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wilfried","family":"Haensch","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_3_1","first-page":"4","article-title":"Low-power CMOS digital design","volume":"27","author":"Chandrasakan A. P.","year":"1992","journal-title":"IEEE J. Solid-State Circuits."},{"key":"e_1_3_2_1_4_1","first-page":"11","article-title":"Extremely scaled silicon nano-CMOS devices","volume":"91","author":"Chang L.","year":"2003","journal-title":"Proc. IEEE"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"e_1_3_2_1_6_1","volume-title":"Symp. VLSI Circuits. 55--56","author":"Chang L."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"e_1_3_2_1_8_1","unstructured":"Damaraju S. George V. Jahagirdar S. Khondker T. Milstrey R. Sarkar S. Siers S. Stolero I. and Subbiah A. 2012. In Int'l Solid-State Circuits Conf. 56--57. Damaraju S. George V. Jahagirdar S. Khondker T. Milstrey R. Sarkar S. Siers S. Stolero I. and Subbiah A. 2012. In Int'l Solid-State Circuits Conf. 56--57."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Dennard R. H. Gaensslen F. H. Yu H. N. Rideout V. L. Bassous E. and LeBlanc A. R. 1974. Design of ion-implanted MOSFETs with very small physical dimensions. IEEE J. Solid-State Circuits. SC-9 5 (Oct. 1974) 256--268. Dennard R. H. Gaensslen F. H. Yu H. N. Rideout V. L. Bassous E. and LeBlanc A. R. 1974. Design of ion-implanted MOSFETs with very small physical dimensions. IEEE J. Solid-State Circuits. SC-9 5 (Oct. 1974) 256--268.","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167711"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE Symp. Low Power Electronics. 8--11","author":"Horowitz M."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"e_1_3_2_1_13_1","unstructured":"Kogge P. et al. 2008. Exascale Computing Study: Technology Challenges in Achieving an Exascale System; http:\/\/users.ece.gatech.edu\/mrichard\/ExascaleComputingStudyReports\/exascale_final_report_100208.pdf. Kogge P. et al. 2008. Exascale Computing Study: Technology Challenges in Achieving an Exascale System; http:\/\/users.ece.gatech.edu\/mrichard\/ExascaleComputingStudyReports\/exascale_final_report_100208.pdf."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Krueger D. Francom E. and Langsdorf J. 2008. Circuit design for voltage scaling and SER immunity on a quad-core Itanium\u00ae Processor. In Int'l Solid-State circuits Conf. 94--95. Krueger D. Francom E. and Langsdorf J. 2008. Circuit design for voltage scaling and SER immunity on a quad-core Itanium\u00ae Processor. In Int'l Solid-State circuits Conf. 94--95.","DOI":"10.1109\/ISSCC.2008.4523073"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.867687"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371970"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Oldiges P. Dennard R. Heidel D. Ning T. Rodbell K. Tang H. Gordon M. and Wissel L. 2009. Technologies to further reduce soft error susceptibility in SOI. In Int'l Electron Devices Meeting. 405--408. Oldiges P. Dennard R. Heidel D. Ning T. Rodbell K. Tang H. Gordon M. and Wissel L. 2009. Technologies to further reduce soft error susceptibility in SOI. In Int'l Electron Devices Meeting. 405--408.","DOI":"10.1109\/IEDM.2009.5424338"},{"key":"e_1_3_2_1_18_1","unstructured":"Preston R. 2011. Design and process optimization for \"Green\" SoCs. In Int'l Solid-State Circuits Conf. Forum: Design of \"Green\" High-Performance Processor Circuits. Preston R. 2011. Design and process optimization for \"Green\" SoCs. In Int'l Solid-State Circuits Conf. Forum: Design of \"Green\" High-Performance Processor Circuits."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013302"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Warnock J. Sigal L. Wendel D. Muller K. P. Friedrich J. Zyuban V. Cannon E. and KleinOsowski A. J. 2010. POWER7#8482; local clocking and clocked storage elements. In Int'l Solid-State Circuits Conf. 178--179. Warnock J. Sigal L. Wendel D. Muller K. P. Friedrich J. Zyuban V. Cannon E. and KleinOsowski A. J. 2010. POWER7#8482; local clocking and clocked storage elements. In Int'l Solid-State Circuits Conf. 178--179.","DOI":"10.1109\/ISSCC.2010.5433995"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","location":"San Francisco California","acronym":"DAC '12","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228573","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228573"}},"subtitle":["it depends..."],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":20,"alternative-id":["10.1145\/2228360.2228573","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228573","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}