{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:28Z","timestamp":1750307008205,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228574","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"1164-1166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Not so fast my friend"],"prefix":"10.1145","author":[{"given":"Matt","family":"Severson","sequence":"first","affiliation":[{"name":"Qualcomm CDMA Tech., N. Mopac, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kendrick","family":"Yuen","sequence":"additional","affiliation":[{"name":"Qualcomm CR&D, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Du","sequence":"additional","affiliation":[{"name":"Qualcomm CR&D, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.60"},{"key":"e_1_3_2_1_3_1","first-page":"680","article-title":"A 256-kb 65-nm Subthreshold SRAM Design for Ultra-Low-Voltage Operation, Solid-State Circuits","volume":"42","author":"Calhoun B. H.","year":"2007","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Chang L. et al. 2007. 5.3 GHz 8 T-SRAM with operation down to 0.41 V in 65 nm CMOS VLSI Circuits 252.  Chang L. et al. 2007. 5.3 GHz 8 T-SRAM with operation down to 0.41 V in 65 nm CMOS VLSI Circuits 252.","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Damaraju S. et al. 2012. A 22nm IA Multi-CPU and GPU System-on-Chip. ISSCC Dig. Tech. Papers 55--6.  Damaraju S. et al. 2012. A 22nm IA Multi-CPU and GPU System-on-Chip. ISSCC Dig. Tech. Papers 55--6.","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Fick D. et al. 2012. Centip3De: A 2920DMIPS\/W configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores ISSCC 2012 190.  Fick D. et al. 2012. Centip3De: A 2920DMIPS\/W configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores ISSCC 2012 190.","DOI":"10.1109\/ISSCC.2012.6176970"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Fojtik M. et al. 2012. Bubble Razor: An Architecture-Independent Approach to Timing-Error Detection and Correction. ISSCC Dig. Tech. Papers 488--89.  Fojtik M. et al. 2012. Bubble Razor: An Architecture-Independent Approach to Timing-Error Detection and Correction. ISSCC Dig. Tech. Papers 488--89.","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Hsu S. et al. 2012 A 280mV-to-1.1V 256b Reconfigurable SIMD Vector Permutation Engine with 2-Dimensional Shuffle in 22nm CMOS. ISSCC Dig. Tech. Papers 177--9.  Hsu S. et al. 2012 A 280mV-to-1.1V 256b Reconfigurable SIMD Vector Permutation Engine with 2-Dimensional Shuffle in 22nm CMOS. ISSCC Dig. Tech. Papers 177--9.","DOI":"10.1109\/ISSCC.2012.6176966"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Hu C. etal 2010. Prospect of Tunneling Green Transistor for 0.1V CMOS IEDM 387.  Hu C. et al. 2010. Prospect of Tunneling Green Transistor for 0.1V CMOS IEDM 387.","DOI":"10.1109\/IEDM.2010.5703372"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2010.19"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Jain S. et al. 2012. A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS. ISSCC Dig. Tech. Papers 65--67.  Jain S. et al. 2012. A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS. ISSCC Dig. Tech. Papers 65--67.","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Jan C. H. etal 2009 A 32nm SoC Platform Technology with 2nd Generation High-k\/Metal Gate Transistors Optimized for Ultra Low Power High Performance and High Density Product Applications IEDM Dig. Tech. Papers 1--4.  Jan C. H. et al. 2009 A 32nm SoC Platform Technology with 2nd Generation High-k\/Metal Gate Transistors Optimized for Ultra Low Power High Performance and High Density Product Applications IEDM Dig. Tech. Papers 1--4.","DOI":"10.1109\/IEDM.2009.5424258"},{"volume":"1","volume-title":"Fine-Grain Power and Body-Bias Control for Near-Threshold Deep Sub-Micron CMOS Circuits IEEE Transactions on Emerging and Selected Topics in Circuits and Systems","author":"Kakoee M.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Kaul H. etal 2008 A 320mV 56μW 411GOPS\/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65nm CMOS ISSCC Dig. Tech. Papers 316--616.  Kaul H. et al. 2008 A 320mV 56μW 411GOPS\/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65nm CMOS ISSCC Dig. Tech. Papers 316--616.","DOI":"10.1109\/ISSCC.2008.4523184"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Kaul H. et al. 2012. A 1.45GHz 52-to-162GFLOPS\/W Variable-Precision Floating-Point Fused Multiply-Add Unit with Certainty Tracking in 32nm CMOS ISSCC Dig. Tech. Papers 182--84.  Kaul H. et al. 2012. A 1.45GHz 52-to-162GFLOPS\/W Variable-Precision Floating-Point Fused Multiply-Add Unit with Certainty Tracking in 32nm CMOS ISSCC Dig. Tech. Papers 182--84.","DOI":"10.1109\/ISSCC.2012.6176987"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Kim W. et al. 2011 A fully-integrated 3-level DC\/DC converter for nanosecond-scale DVS with fast shunt regulation ISSCC Dig. Tech. Papers 268--270.  Kim W. et al. 2011 A fully-integrated 3-level DC\/DC converter for nanosecond-scale DVS with fast shunt regulation ISSCC Dig. Tech. Papers 268--270.","DOI":"10.1109\/ISSCC.2011.5746313"},{"volume-title":"2011 Impact of Back Bias on Ultra-Thin Body and BOX (UTBB) SOI Symposium VLSI, 160","author":"Liu Q.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","volume-title":"Ultralow Power Design in Near-Threshold Region Proceedings of the IEEE","volume":"98","author":"Markovic D.","year":"2010"},{"volume-title":"CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) IEEE International SOI Conference","year":"2004","author":"Mathew L.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.61"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Perlmutter D. 2012 Sustainability in Silicon and Systems Development. ISSCC Dig. Tech Papers 30--34.  Perlmutter D. 2012 Sustainability in Silicon and Systems Development. ISSCC Dig. Tech Papers 30--34.","DOI":"10.1109\/ISSCC.2012.6176867"},{"key":"e_1_3_2_1_23_1","unstructured":"J. D. Power and Associates 2012 Smartphone Battery Life has become a Significant Drain on Customer Satisfaction and Loyalty. 2012 Wireless Smartphone and Traditional Mobile Phone Satisfaction Studies--Vol. 1.  J. D. Power and Associates 2012 Smartphone Battery Life has become a Significant Drain on Customer Satisfaction and Loyalty. 2012 Wireless Smartphone and Traditional Mobile Phone Satisfaction Studies--Vol. 1."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Pu Y. etal 2010. Misleading Energy and Performance Claims in Sub\/Near Threshold Digital Systems ICCAD 625--631 2010.   Pu Y. et al. 2010. Misleading Energy and Performance Claims in Sub\/Near Threshold Digital Systems ICCAD 625--631 2010.","DOI":"10.1109\/ICCAD.2010.5654219"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"issue":"1","key":"e_1_3_2_1_26_1","article-title":"CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing","volume":"1","author":"Sylvester D.","year":"2011","journal-title":"IEEE Transactions on Emerging and Selected Topics in Circuits and Systems"},{"key":"e_1_3_2_1_27_1","unstructured":"Sylvester D. et. al. Ultralow-voltage minimum-energy CMOS IBM Journal of Research and Development Vol. 50 Iss. 4.5.   Sylvester D. et. al. Ultralow-voltage minimum-energy CMOS IBM Journal of Research and Development Vol. 50 Iss. 4.5."},{"key":"e_1_3_2_1_28_1","unstructured":"Vandooren A. et al. 2003. Mixed-signal performance of Sub-100nm fully-depleted SOI devices with metal gate high K (HfO2) dielectric and elevated Source\/Drain extension IEDM 975--977.  Vandooren A. et al. 2003. Mixed-signal performance of Sub-100nm fully-depleted SOI devices with metal gate high K (HfO2) dielectric and elevated Source\/Drain extension IEDM 975--977."},{"volume":"98","volume-title":"FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics Proceedings of the IEEE","author":"Vitale S.","key":"e_1_3_2_1_29_1"}],"event":{"name":"DAC '12: The 49th Annual Design Automation Conference 2012","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '12"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228574","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:58Z","timestamp":1750236538000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228574"}},"subtitle":["is near-threshold computing the answer for power reduction of wireless devices?"],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":29,"alternative-id":["10.1145\/2228360.2228574","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228574","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}