{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:50:26Z","timestamp":1750308626650,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,16]],"date-time":"2012-06-16T00:00:00Z","timestamp":1339804800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2011CB302502"],"award-info":[{"award-number":["2011CB302502"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["6.10E+31"],"award-info":[{"award-number":["6.10E+31"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,16]]},"DOI":"10.1145\/2247684.2247691","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T13:03:31Z","timestamp":1339419811000},"page":"30-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Trace-driven simulation of memory system scheduling in multithread application"],"prefix":"10.1145","author":[{"given":"Pengfei","family":"Zhu","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China, and Graduate School of Chinese Academy of Sciences, Beijing, China"}]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Licheng","family":"Chen","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China, and Graduate School of Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yongbing","family":"Huang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China, and Graduate School of Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2012,6,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), vol., no.","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. H.- Balter . 2010 . ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers , In IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), vol., no. , pp. 1 -- 12 , 9--14 Jan. 2010 Y. Kim, D. Han, O. Mutlu, and M. H.-Balter. 2010. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers, In IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), vol., no., pp.1--12, 9--14 Jan. 2010"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"volume-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA '03)","author":"Alameldeen A. R.","key":"e_1_3_2_1_12_1","unstructured":"A. R. Alameldeen and D. A. Wood . 2003. Variability in Architectural Simulations of Multi-Threaded Workloads . In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA '03) . IEEE Computer Society, Washington, DC, USA, 7-. A. R. Alameldeen and D. A. Wood. 2003. Variability in Architectural Simulations of Multi-Threaded Workloads. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA '03). IEEE Computer Society, Washington, DC, USA, 7-."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015523"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"volume-title":"the Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), co-located with ISCA'2008","author":"Jaleel A.","key":"e_1_3_2_1_15_1","unstructured":"A. Jaleel , R. S. Cohn , C.-K. Luk , and B. Jacob . 2008. CMP$im: A Pin-based on-the-fly multi-core cache simulator . In the Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), co-located with ISCA'2008 A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob. 2008. CMP$im: A Pin-based on-the-fly multi-core cache simulator. In the Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), co-located with ISCA'2008"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1496909.1496921"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"event":{"name":"PLDI '12: ACM SIGPLAN Conference on Programming Language Design and Implementation","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Beijing China","acronym":"PLDI '12"},"container-title":["Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2247684.2247691","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2247684.2247691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:50Z","timestamp":1750273670000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2247684.2247691"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,16]]},"references-count":20,"alternative-id":["10.1145\/2247684.2247691","10.1145\/2247684"],"URL":"https:\/\/doi.org\/10.1145\/2247684.2247691","relation":{},"subject":[],"published":{"date-parts":[[2012,6,16]]},"assertion":[{"value":"2012-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}