{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:23Z","timestamp":1772164043165,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,12]],"date-time":"2012-06-12T00:00:00Z","timestamp":1339459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0916689"],"award-info":[{"award-number":["CCF-0916689"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,12]]},"DOI":"10.1145\/2248418.2248433","type":"proceedings-article","created":{"date-parts":[[2012,6,12]],"date-time":"2012-06-12T09:13:29Z","timestamp":1339492409000},"page":"99-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Efficient soft error protection for commodity embedded microprocessors using profile information"],"prefix":"10.1145","author":[{"given":"Daya Shanker","family":"Khudia","sequence":"first","affiliation":[{"name":"The University of Michigan - Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Griffin","family":"Wright","sequence":"additional","affiliation":[{"name":"The University of Michigan - Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"The University of Michigan - Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.4"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/517554.825791"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"e_1_3_2_1_5_1","first-page":"36","volume-title":"6th Workshop on Computer Architecture Evaluation using Commercial Workloads","author":"Binkert N. L.","year":"2003","unstructured":"N. L. Binkert , E. G. Hallnor , and S. K. Reinhardt . Network-oriented full-system simulation using M5 . In 6th Workshop on Computer Architecture Evaluation using Commercial Workloads , pages 36 -- 43 , Feb. 2003 . N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using M5. In 6th Workshop on Computer Architecture Evaluation using Commercial Workloads, pages 36--43, Feb. 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176811"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.8"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"e_1_3_2_1_11_1","volume-title":"Profile guided compiler optimizations. The Compiler Design Handbook: Optimizations and Machine Code Generation","author":"Gupta R.","year":"2002","unstructured":"R. Gupta , E. Mehofer , and Y. Zhang . Profile guided compiler optimizations. The Compiler Design Handbook: Optimizations and Machine Code Generation , CRC Press , 2002 . R. Gupta, E. Mehofer, and Y. Zhang. Profile guided compiler optimizations. The Compiler Design Handbook: Optimizations and Machine Code Generation, CRC Press, 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669129"},{"key":"e_1_3_2_1_13_1","first-page":"107","volume-title":"GCC Summit Proceedings","author":"Hubicka J.","year":"2005","unstructured":"J. Hubicka . Profile driven optimisations in gcc . GCC Summit Proceedings , pages 107 -- 124 , 2005 . J. Hubicka. Profile driven optimisations in gcc. GCC Summit Proceedings, pages 107--124, 2005."},{"key":"e_1_3_2_1_14_1","volume-title":"Workshop on Silicon Errors in Logic - System Effects","author":"Latif M. M.","year":"2007","unstructured":"M. M. Latif , R. Ramaseshan , and F. Mueller . Soft error protection via fault-resilient data representations . In Workshop on Silicon Errors in Logic - System Effects , 2007 . M. M. Latif, R. Ramaseshan, and F. Mueller. Soft error protection via fault-resilient data representations. In Workshop on Silicon Errors in Logic - System Effects, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874743"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"e_1_3_2_1_18_1","volume-title":"Dept. of Electrical Engineeringi","author":"Mason T.","year":"2009","unstructured":"T. Mason . LAMPVIEW : A Loop-Aware Toolset for Facilitating Parallelization. Master's thesis , Dept. of Electrical Engineeringi , Princeton University , Aug. 2009 . T. Mason. LAMPVIEW: A Loop-Aware Toolset for Facilitating Parallelization. Master's thesis, Dept. of Electrical Engineeringi, Princeton University, Aug. 2009."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.3"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.99"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545227"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"issue":"6","key":"e_1_3_2_1_24_1","first-page":"2742","article-title":"Single event upset at ground level. Nuclear Science","volume":"43","author":"Normand E.","year":"1996","unstructured":"E. Normand . Single event upset at ground level. Nuclear Science , IEEE Transactions on , 43 ( 6 ): 2742 -- 2750 , dec 1996 . ISSN 0018--9499. doi: 10.1109\/23.556861. 10.1109\/23.556861 E. Normand. Single event upset at ground level. Nuclear Science, IEEE Transactions on, 43(6):2742--2750, dec 1996. ISSN 0018--9499. doi: 10.1109\/23.556861.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"e_1_3_2_1_28_1","first-page":"84","volume-title":"International Symposium on Fault Tolerant Computing","author":"Rotenberg E.","year":"1999","unstructured":"E. Rotenberg . AR-SMT : A microarchitectural approach to fault tolerance in microprocessors . In International Symposium on Fault Tolerant Computing , pages 84 -- 91 , 1999 . E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In International Symposium on Fault Tolerant Computing, pages 84--91, 1999."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943827"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/647882.738066"},{"key":"e_1_3_2_1_36_1","volume-title":"SER-History, Trends, and Challenges: A Guide for Designing with Memory ICs","author":"Ziegler J. F.","year":"2004","unstructured":"J. F. Ziegler and H. Puchner . SER-History, Trends, and Challenges: A Guide for Designing with Memory ICs . Cypress Semiconductor Corp ., 2004 . J. F. Ziegler and H. Puchner. SER-History, Trends, and Challenges: A Guide for Designing with Memory ICs. Cypress Semiconductor Corp., 2004."}],"event":{"name":"LCTES '12: SIGPLAN\/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2012","location":"Beijing China","acronym":"LCTES '12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 13th ACM SIGPLAN\/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2248418.2248433","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2248418.2248433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:06:31Z","timestamp":1750226791000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2248418.2248433"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,12]]},"references-count":36,"alternative-id":["10.1145\/2248418.2248433","10.1145\/2248418"],"URL":"https:\/\/doi.org\/10.1145\/2248418.2248433","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2345141.2248433","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,6,12]]},"assertion":[{"value":"2012-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}