{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:53:16Z","timestamp":1782971596824,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T00:00:00Z","timestamp":1339372800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,11]]},"DOI":"10.1145\/2254064.2254120","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T09:03:31Z","timestamp":1339405411000},"page":"475-486","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Static analysis and compiler design for idempotent processing"],"prefix":"10.1145","author":[{"given":"Marc A.","family":"de Kruijf","sequence":"first","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karthikeyan","family":"Sankaralingam","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Somesh","family":"Jha","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho A. V.","year":"2007","unstructured":"A. V. Aho , M. S. Lam , R. Sethi , and J. D. Ullman . Compilers: Principles, Techniques, and Tools . Addison Wesley , 2 nd edition, 2007 . A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, and Tools. Addison Wesley, 2nd edition, 2007.","edition":"2"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143523"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.33"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.15"},{"key":"e_1_3_2_1_7_1","volume-title":"Introduction to Algorithms","author":"Cormen T. H.","year":"2001","unstructured":"T. H. Cormen , C. E. Leiserson , R. L. Rivest , and C. Stein . Introduction to Algorithms . The MIT Press , 2 nd edition, 2001 . T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. The MIT Press, 2nd edition, 2001.","edition":"2"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75280"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155637"},{"key":"e_1_3_2_1_11_1","volume-title":"CGO '03","author":"Dehnert J. C.","unstructured":"J. C. Dehnert , B. K. Grant , J. P. Banning , R. Johnson , T. Kistler , A. Klaiber , and J. Mattson . The Transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges . In CGO '03 . J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, and J. Mattson. The Transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In CGO '03."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155667"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195534"},{"key":"e_1_3_2_1_14_1","volume-title":"CC '02","author":"Gschwind M.","unstructured":"M. Gschwind and E. R. Altman . Precise exception semantics in dynamic compilation . In CC '02 . M. Gschwind and E. R. Altman. Precise exception semantics in dynamic compilation. In CC '02."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2007.02.014"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183422"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory. Morgan & Claypool","author":"Harris T.","year":"2010","unstructured":"T. Harris , J. R. Larus , and R. Rajwar . Transactional Memory. Morgan & Claypool , 2 nd edition, 2010 . T. Harris, J. R. Larus, and R. Rajwar. Transactional Memory. Morgan & Claypool, 2nd edition, 2010.","edition":"2"},{"key":"e_1_3_2_1_18_1","unstructured":"Intel. Itanium Architecture Software Developer's Manual Rev. 2.3. http:\/\/www.intel.com\/design\/itanium\/manuals\/iiasdmanual.htm.  Intel. Itanium Architecture Software Developer's Manual Rev. 2.3. http:\/\/www.intel.com\/design\/itanium\/manuals\/iiasdmanual.htm."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152649.1152653"},{"key":"e_1_3_2_1_20_1","volume-title":"CGO '04","author":"Lattner C.","unstructured":"C. Lattner and V. Adve . LLVM: A compilation framework for lifelong program analysis & transformation . In CGO '04 . C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO '04."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.368011"},{"key":"e_1_3_2_1_22_1","volume-title":"FTCS '90","author":"Li C.-C. J.","unstructured":"C.-C. J. Li and W. K. Fuchs . CATCH -- Compiler-assisted techniques for checkpointing . In FTCS '90 . C.-C. J. Li and W. K. Fuchs. CATCH -- Compiler-assisted techniques for checkpointing. In FTCS '90."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143529"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.3"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337168"},{"issue":"1","key":"e_1_3_2_1_26_1","first-page":"63","article-title":"Error detection by duplicated instructions in super-scalar processors. Reliability","volume":"51","author":"Oh N.","year":"2002","unstructured":"N. Oh , P. Shirvani , and E. McCluskey . Error detection by duplicated instructions in super-scalar processors. Reliability , IEEE Transactions on , 51 ( 1 ): 63 -- 75 , March 2002 . N. Oh, P. Shirvani, and E. McCluskey. Error detection by duplicated instructions in super-scalar processors. Reliability, IEEE Transactions on, 51(1):63--75, March 2002.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199902)29:2%3C125::AID-SPE224%3E3.0.CO;2-7"},{"key":"e_1_3_2_1_28_1","volume-title":"MICRO '01","author":"Rajwar R.","unstructured":"R. Rajwar and J. R. Goodman . Speculative lock elision: enabling highly concurrent multithreaded execution . In MICRO '01 . R. Rajwar and J. R. Goodman. Speculative lock elision: enabling highly concurrent multithreaded execution. In MICRO '01."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/317636.317783"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643586"},{"key":"e_1_3_2_1_35_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2006","author":"Standard","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2006 , 2006 . Standard Performance Evaluation Corporation. SPEC CPU2006, 2006."},{"key":"e_1_3_2_1_36_1","volume-title":"HPCA '11","author":"Tseng H.-W.","unstructured":"H.-W. Tseng and D. Tullsen . Data-triggered threads: Eliminating redundant computation . In HPCA '11 . H.-W. Tseng and D. Tullsen. Data-triggered threads: Eliminating redundant computation. In HPCA '11."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"}],"event":{"name":"PLDI '12: ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Beijing China","acronym":"PLDI '12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2254064.2254120","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2254064.2254120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:20:59Z","timestamp":1750224059000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2254064.2254120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,11]]},"references-count":38,"alternative-id":["10.1145\/2254064.2254120","10.1145\/2254064"],"URL":"https:\/\/doi.org\/10.1145\/2254064.2254120","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2345156.2254120","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,6,11]]},"assertion":[{"value":"2012-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}