{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:03Z","timestamp":1772164023014,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T00:00:00Z","timestamp":1339372800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,11]]},"DOI":"10.1145\/2254756.2254787","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T09:03:31Z","timestamp":1339405411000},"page":"247-258","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Versatile refresh"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Alizadeh","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adel","family":"Javanmard","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shang-Tse","family":"Chuang","sequence":"additional","affiliation":[{"name":"Memoir Systems, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sundar","family":"Iyer","sequence":"additional","affiliation":[{"name":"Memoir Systems, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Lu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,11]]},"reference":[{"issue":"1","key":"e_1_3_2_1_1_1","first-page":"64","article-title":"A 45 nm SOI Embedded DRAM Macro for the POWER7TM Processor 32 MByte On-Chip L3 Cache. Solid-State Circuits","volume":"46","author":"Barth J.","year":"2011","unstructured":"J. Barth , D. Plass , E. Nelson , C. Hwang , G. Fredeman , M. Sperling , A. Mathews , T. Kirihata , W. Reohr , K. Nair , and N. Caon . A 45 nm SOI Embedded DRAM Macro for the POWER7TM Processor 32 MByte On-Chip L3 Cache. Solid-State Circuits , IEEE Journal of , 46 ( 1 ): 64 -- 75 , jan. 2011 . J. Barth, D. Plass, E. Nelson, C. Hwang, G. Fredeman, M. Sperling, A. Mathews, T. Kirihata, W. Reohr, K. Nair, and N. Caon. A 45 nm SOI Embedded DRAM Macro for the POWER7TM Processor 32 MByte On-Chip L3 Cache. Solid-State Circuits, IEEE Journal of, 46(1):64 --75, jan. 2011.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Chen. Testing Methodology of Embedded DRAMs. In Test Conference, 2008. ITC 2008. IEEE International","author":"Chang C.-M.","year":"2008","unstructured":"C.-M. Chang , M.-T. Chao , R.-F. Huang , and D.- Y. Chen. Testing Methodology of Embedded DRAMs. In Test Conference, 2008. ITC 2008. IEEE International , pages 1 -- 9 , oct. 2008 . C.-M. Chang, M.-T. Chao, R.-F. Huang, and D.-Y. Chen. Testing Methodology of Embedded DRAMs. In Test Conference, 2008. ITC 2008. IEEE International, pages 1 --9, oct. 2008."},{"key":"e_1_3_2_1_3_1","unstructured":"Magellan Formal Verification Tool. http:\/\/www.synopsys.com\/tools\/verification\/functionalverification\/pages\/magellan.aspx.  Magellan Formal Verification Tool. http:\/\/www.synopsys.com\/tools\/verification\/functionalverification\/pages\/magellan.aspx."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2010.43"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.922799"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"T.\n      Kirihata\n    .\n  High performance embedded dynamic random access memory in nano-scale technologies\n  . In K. Iniewski editor CMOS Processors and Memories volume \n  0\n   of \n  Analog Circuits and Signal Processing pages \n  295\n  --\n  336\n  . \n  Springer Netherlands 2010\n  .  T. Kirihata. High performance embedded dynamic random access memory in nano-scale technologies. In K. Iniewski editor CMOS Processors and Memories volume 0 of Analog Circuits and Signal Processing pages 295--336. Springer Netherlands 2010.","DOI":"10.1007\/978-90-481-9216-8_10"},{"issue":"6","key":"e_1_3_2_1_11_1","first-page":"1377","article-title":"An 800-MHz embedded DRAM with a concurrent refresh mode. Solid-State Circuits","volume":"40","author":"Kirihata T.","year":"2005","unstructured":"T. Kirihata , P. Parries , D. Hanson , H. Kim , J. Golz , G. Fredeman , R. Rajeevakumar , J. Griesemer , N. Robson , A. Cestero , B. Khan , G. Wang , M. Wordeman , and S. Iyer . An 800-MHz embedded DRAM with a concurrent refresh mode. Solid-State Circuits , IEEE Journal of , 40 ( 6 ): 1377 -- 1387 , June 2005 . T. Kirihata, P. Parries, D. Hanson, H. Kim, J. Golz, G. Fredeman, R. Rajeevakumar, J. Griesemer, N. Robson, A. Cestero, B. Khan, G. Wang, M. Wordeman, and S. Iyer. An 800-MHz embedded DRAM with a concurrent refresh mode. Solid-State Circuits, IEEE Journal of, 40(6):1377 -- 1387, June 2005.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_12_1","unstructured":"LBNL\/ICSI Enterprise Tracing Project. http:\/\/www.icir.org\/enterprise-tracing.  LBNL\/ICSI Enterprise Tracing Project. http:\/\/www.icir.org\/enterprise-tracing."},{"key":"e_1_3_2_1_13_1","volume-title":"TN-47--16 Designing for High-Density DDR2 Memory Introduction","author":"Micron","year":"2005","unstructured":"Micron , TN-47--16 Designing for High-Density DDR2 Memory Introduction , 2005 . Micron, TN-47--16 Designing for High-Density DDR2 Memory Introduction, 2005."},{"key":"e_1_3_2_1_14_1","volume-title":"The problem of power consumption in servers","author":"Minas L.","year":"2009","unstructured":"L. Minas and B. Ellison . The problem of power consumption in servers . Intel Press Report , 2009 . L. Minas and B. Ellison. The problem of power consumption in servers. Intel Press Report, 2009."},{"key":"e_1_3_2_1_15_1","volume-title":"SystemVerilog for Verification","author":"Spear C.","year":"2008","unstructured":"C. Spear . SystemVerilog for Verification , Second Edition: A Guide to Learning the Testbench Language Features. Springer Publishing Company , Incorporated, 2 nd edition, 2008 . C. Spear. SystemVerilog for Verification, Second Edition: A Guide to Learning the Testbench Language Features. Springer Publishing Company, Incorporated, 2nd edition, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032659.1034232"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.13"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"issue":"11","key":"e_1_3_2_1_19_1","first-page":"1713","article-title":"A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM. Solid-State Circuits","volume":"35","author":"Takahashi M.","year":"2000","unstructured":"M. Takahashi , T. Nishikawa , M. Hamada , T. Takayanagi , H. Arakida , N. Machida , H. Yamamoto , T. Fujiyoshi , Y. Ohashi , O. Yamagishi , T. Samata , A. Asano , T. Terazawa , K. Ohmori , Y. Watanabe , H. Nakamura , S. Minami , T. Kuroda , and T. Furuyama . A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM. Solid-State Circuits , IEEE Journal of , 35 ( 11 ): 1713 -- 1721 , nov 2000 . M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama. A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM. Solid-State Circuits, IEEE Journal of, 35(11):1713 --1721, nov 2000.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_21_1","first-page":"704","volume-title":"Automation and Test in Europe, 1998.","author":"Wehn N.","year":"1998","unstructured":"N. Wehn and S. Hein . Embedded DRAM architectural trade-offs. In Design , Automation and Test in Europe, 1998. , Proceedings , pages 704 -- 7708 , feb 1998 . N. Wehn and S. Hein. Embedded DRAM architectural trade-offs. In Design, Automation and Test in Europe, 1998., Proceedings, pages 704 --708, feb 1998."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.59"},{"key":"e_1_3_2_1_23_1","volume-title":"MPEG-4 accelerator and 3-D rendering engine for mobile applications. Solid-State Circuits","author":"Yoon C.-W.","year":"2001","unstructured":"C.-W. Yoon , R. Woo , J. Kook , S.-J. Lee , K. Lee , and H.-J. Yeo . An 80\/20-MHz 160-mW multimedia processor integrated with embedded DRAM , MPEG-4 accelerator and 3-D rendering engine for mobile applications. Solid-State Circuits , IEEE Journal of , 36(11):1758 --1767, nov 2001 . C.-W. Yoon, R. Woo, J. Kook, S.-J. Lee, K. Lee, and H.-J. Yeo. An 80\/20-MHz 160-mW multimedia processor integrated with embedded DRAM, MPEG-4 accelerator and 3-D rendering engine for mobile applications. Solid-State Circuits, IEEE Journal of, 36(11):1758 --1767, nov 2001."},{"key":"e_1_3_2_1_24_1","unstructured":"NEC Electronics Embedded DRAM over 10 Gbps SONET\/SDH and Ethernet takes off. http:\/\/www2.renesas.com\/process\/ja\/pdf\/eDRAM-SPI4.2.pdf.  NEC Electronics Embedded DRAM over 10 Gbps SONET\/SDH and Ethernet takes off. http:\/\/www2.renesas.com\/process\/ja\/pdf\/eDRAM-SPI4.2.pdf."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254787"}],"event":{"name":"SIGMETRICS '12: ACM SIGMETRICS\/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems","location":"London England, UK","acronym":"SIGMETRICS '12","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","IFIP International Federation for Information Processing"]},"container-title":["Proceedings of the 12th ACM SIGMETRICS\/PERFORMANCE joint international conference on Measurement and Modeling of Computer Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2254756.2254787","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2254756.2254787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:20:50Z","timestamp":1750224050000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2254756.2254787"}},"subtitle":["low complexity refresh scheduling for high-throughput multi-banked eDRAM"],"short-title":[],"issued":{"date-parts":[[2012,6,11]]},"references-count":25,"alternative-id":["10.1145\/2254756.2254787","10.1145\/2254756"],"URL":"https:\/\/doi.org\/10.1145\/2254756.2254787","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2318857.2254787","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,6,11]]},"assertion":[{"value":"2012-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}