{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:38:44Z","timestamp":1767850724863,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,31]],"date-time":"2012-03-31T00:00:00Z","timestamp":1333152000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,31]]},"DOI":"10.1145\/2259016.2259019","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T13:03:31Z","timestamp":1339419811000},"page":"13-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Compiling for automatically generated instruction set extensions"],"prefix":"10.1145","author":[{"given":"Alastair","family":"Murray","sequence":"first","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Franke","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,3,31]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"49","volume-title":"Proceedings of the First International Workshop on GCC Research Opportunities (GROW '09)","author":"Almer O.","year":"2009","unstructured":"O. Almer , R. Bennett , I. B\u00f6hm , A. Murray , X. Qu , M. Zuluaga , B. Franke , and N. Topham . An end-to-end design flow for automated instruction set extension and complex instruction selection based on GCC . In Proceedings of the First International Workshop on GCC Research Opportunities (GROW '09) , pages 49 -- 60 , January 2009 . O. Almer, R. Bennett, I. B\u00f6hm, A. Murray, X. Qu, M. Zuluaga, B. Franke, and N. Topham. An end-to-end design flow for automated instruction set extension and complex instruction selection based on GCC. In Proceedings of the First International Workshop on GCC Research Opportunities (GROW '09), pages 49--60, January 2009."},{"key":"e_1_3_2_1_2_1","volume-title":"ARC FPX white paper","author":"International ARC","year":"2007","unstructured":"ARC International . ARC FPX white paper , 2007 . URL http:\/\/www.arc.com\/configurablecores\/fpx. ARC International. ARC FPX white paper, 2007. URL http:\/\/www.arc.com\/configurablecores\/fpx."},{"key":"e_1_3_2_1_3_1","volume-title":"ARM DSP-enhanced extensions","author":"Ltd ARM","year":"2001","unstructured":"ARM Ltd . ARM DSP-enhanced extensions , 2001 . URL http:\/\/www.arm.com\/pdfs\/ARM-DSP.pdf. ARM Ltd. ARM DSP-enhanced extensions, 2001. URL http:\/\/www.arm.com\/pdfs\/ARM-DSP.pdf."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371677"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878345"},{"key":"e_1_3_2_1_6_1","unstructured":"I. B\u00f6hm B. Franke and N. Topham. Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator. Transactions on High-Performance Embedded Architectures and Compilers (HiPEAC'11) 5(4) 2011.  I. B\u00f6hm B. Franke and N. Topham. Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator. Transactions on High-Performance Embedded Architectures and Compilers (HiPEAC'11) 5(4) 2011."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176779"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.75"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375663"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/292540.292562"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_21"},{"key":"e_1_3_2_1_12_1","volume-title":"Customizable Embedded Processors","author":"Ienne P.","year":"2007","unstructured":"P. Ienne and R. Leupers . Customizable Embedded Processors . Elsevier Inc ., 2007 . P. Ienne and R. Leupers. Customizable Embedded Processors. Elsevier Inc., 2007."},{"key":"e_1_3_2_1_13_1","first-page":"84","volume-title":"Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), ICCD '02","author":"Keutzer K.","unstructured":"K. Keutzer , S. Malik , and A. R. Newton . From ASIC to ASIP: The next design discontinuity . In Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), ICCD '02 , pages 84 --, Washington, DC, USA, 2002. IEEE Computer Society. K. Keutzer, S. Malik, and A. R. Newton. From ASIC to ASIP: The next design discontinuity. In Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), ICCD '02, pages 84--, Washington, DC, USA, 2002. IEEE Computer Society."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/362652.362661"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/252471.252509"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326902"},{"key":"e_1_3_2_1_17_1","unstructured":"MIPS Technologies. MIPS32(R) architecture for programmers 2007. URL http:\/\/www.mips.com\/.  MIPS Technologies. MIPS32(R) architecture for programmers 2007. URL http:\/\/www.mips.com\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289851"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.1034"}],"event":{"name":"CGO '12: Annual IEEE\/ACM International Symposium on Code Generation and Optimization","location":"San Jose California","acronym":"CGO '12","sponsor":["IEEE CS uArch","SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the Tenth International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259019","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2259016.2259019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:07Z","timestamp":1750236547000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259019"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,31]]},"references-count":19,"alternative-id":["10.1145\/2259016.2259019","10.1145\/2259016"],"URL":"https:\/\/doi.org\/10.1145\/2259016.2259019","relation":{},"subject":[],"published":{"date-parts":[[2012,3,31]]},"assertion":[{"value":"2012-03-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}