{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:14:10Z","timestamp":1771956850184,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,31]],"date-time":"2012-03-31T00:00:00Z","timestamp":1333152000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000145","name":"Division of Information and Intelligent Systems","doi-asserted-by":"publisher","award":["IIS-0926148"],"award-info":[{"award-number":["IIS-0926148"]}],"id":[{"id":"10.13039\/100000145","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,31]]},"DOI":"10.1145\/2259016.2259028","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T13:03:31Z","timestamp":1339419811000},"page":"84-93","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":65,"title":["HELIX"],"prefix":"10.1145","author":[{"given":"Simone","family":"Campanoni","sequence":"first","affiliation":[{"name":"Harvard University, Cambridge"}]},{"given":"Timothy","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, UK"}]},{"given":"Glenn","family":"Holloway","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge"}]}],"member":"320","published-online":{"date-parts":[[2012,3,31]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel 64 and IA-32 Architectures Software Developer's Manual. Specification 2010.  Intel 64 and IA-32 Architectures Software Developer's Manual. Specification 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/645387.651543"},{"key":"e_1_3_2_1_4_1","volume-title":"Morgan Kaufmann","author":"Allen J.","year":"2002","unstructured":"J. Allen and K. Kennedy . Optimizing compilers for modern architectures . Morgan Kaufmann , 2002 . J. Allen and K. Kennedy. Optimizing compilers for modern architectures. Morgan Kaufmann, 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511811432","volume-title":"Modern Compiler Implementation in Java","author":"Appel A.","year":"2002","unstructured":"A. Appel . Modern Compiler Implementation in Java , 2 nd edition. 2002 . A. Appel. Modern Compiler Implementation in Java, 2nd edition. 2002.","edition":"2"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.13"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.v40:2"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_3_2_1_10_1","volume-title":"An empirical study on DOACROSS loops","author":"Chen D-K.","year":"1991","unstructured":"D-K. Chen and P-C. Yew . An empirical study on DOACROSS loops . 1991 . D-K. Chen and P-C. Yew. An empirical study on DOACROSS loops. 1991."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.186"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.503771"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.770138"},{"key":"e_1_3_2_1_14_1","unstructured":"R. Costa etal Gcc4cli. http:\/\/gcc.gnu.org\/projects\/cli.html.  R. Costa et al. Gcc4cli. http:\/\/gcc.gnu.org\/projects\/cli.html."},{"key":"e_1_3_2_1_15_1","volume-title":"ICPP","author":"Cytron R.","year":"1986","unstructured":"R. Cytron . DOACROSS : Beyond vectorization for multiprocessors . ICPP , 1986 . R. Cytron. DOACROSS: Beyond vectorization for multiprocessors. ICPP, 1986."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/648049.746025"},{"key":"e_1_3_2_1_17_1","volume-title":"Practical and accurate low-level pointer analysis","author":"Guo B.","year":"2005","unstructured":"B. Guo Practical and accurate low-level pointer analysis . 2005 . B. Guo et al. Practical and accurate low-level pointer analysis. 2005."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/42411.42415"},{"key":"e_1_3_2_1_19_1","volume-title":"CGO","author":"H.","year":"2010","unstructured":"Jialu H. et al. Decoupled software pipelining creates parallelization opportunities . CGO , 2010 . Jialu H. et al. Decoupled software pipelining creates parallelization opportunities. CGO, 2010."},{"key":"e_1_3_2_1_20_1","volume-title":"Advances in Computers","author":"Hurson A.","year":"1997","unstructured":"A. Hurson Parallelization of DOALL and DOACROSS loops - a survey . Advances in Computers , 1997 . A. Hurson et al. Parallelization of DOALL and DOACROSS loops - a survey. Advances in Computers, 1997."},{"key":"e_1_3_2_1_21_1","unstructured":"VTune. http:\/\/software.intel.com\/en-us\/intel-vtune.  VTune. http:\/\/software.intel.com\/en-us\/intel-vtune."},{"key":"e_1_3_2_1_22_1","volume-title":"CGO","author":"Kim D.","year":"2004","unstructured":"D. Kim Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors . CGO , 2004 . D. Kim et al. Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors. CGO, 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.19"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1996.570340"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629407"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/263326.263382"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379250"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542303"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504207"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736030"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356074"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400113"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/191525.191530"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.105185"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.7"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542496"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299110"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.926166"},{"key":"e_1_3_2_1_41_1","volume-title":"HPCA","author":"Zhong H.","year":"2008","unstructured":"H. Zhong Uncovering hidden loop level parallelism in sequential applications . HPCA , 2008 . H. Zhong et al. Uncovering hidden loop level parallelism in sequential applications. HPCA, 2008."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.10"}],"event":{"name":"CGO '12: Annual IEEE\/ACM International Symposium on Code Generation and Optimization","location":"San Jose California","acronym":"CGO '12","sponsor":["IEEE CS uArch","SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the Tenth International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259028","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2259016.2259028","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:07Z","timestamp":1750236547000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259028"}},"subtitle":["automatic parallelization of irregular programs for chip multiprocessing"],"short-title":[],"issued":{"date-parts":[[2012,3,31]]},"references-count":42,"alternative-id":["10.1145\/2259016.2259028","10.1145\/2259016"],"URL":"https:\/\/doi.org\/10.1145\/2259016.2259028","relation":{},"subject":[],"published":{"date-parts":[[2012,3,31]]},"assertion":[{"value":"2012-03-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}