{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:14:45Z","timestamp":1780708485010,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,31]],"date-time":"2012-03-31T00:00:00Z","timestamp":1333152000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC99-2220-E-001-001NSC99-2221-E-001-003-MY3NSC99-2221-E-002-111-MY3"],"award-info":[{"award-number":["NSC99-2220-E-001-001NSC99-2221-E-001-003-MY3NSC99-2221-E-002-111-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0834599"],"award-info":[{"award-number":["CNS-0834599"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,31]]},"DOI":"10.1145\/2259016.2259030","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T13:03:31Z","timestamp":1339419811000},"page":"104-113","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":92,"title":["HQEMU"],"prefix":"10.1145","author":[{"given":"Ding-Yong","family":"Hong","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Academia Sinica, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Chen","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pen-Chung","family":"Yew","sequence":"additional","affiliation":[{"name":"University of Minnesota, Academia Sinica, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan-Jan","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Academia Sinica, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Chung","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pangfeng","family":"Liu","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chien-Min","family":"Wang","sequence":"additional","affiliation":[{"name":"Academia Sinica, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yeh-Ching","family":"Chung","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,3,31]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Hotspot parallel collector. In Memory Management in the Java HotSpot Virtual Machine Whitepaper.  Hotspot parallel collector. In Memory Management in the Java HotSpot Virtual Machine Whitepaper ."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956550"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993508"},{"key":"e_1_3_2_1_6_1","unstructured":"D. L. Bruening. Efficient Transparent and Comprehensive Runtime Code Manipulation. PhD thesis Massachusetts Institute of Technology Sept. 2004.   D. L. Bruening. Efficient Transparent and Comprehensive Runtime Code Manipulation . PhD thesis Massachusetts Institute of Technology Sept. 2004."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772963"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.671403"},{"key":"e_1_3_2_1_9_1","unstructured":"GNU toolchain for ARM processors v2009q3-67. http:\/\/www.codesourcery.com\/sgpp\/lite\/arm\/.  GNU toolchain for ARM processors v2009q3-67. http:\/\/www.codesourcery.com\/sgpp\/lite\/arm\/."},{"key":"e_1_3_2_1_10_1","volume-title":"ASPLOS Workshop on Runtime Environments\/Systems, Layering, and Virtualized Environments","author":"Davis D.","year":"2011","unstructured":"D. Davis and K. Hazelwood . Improving region selection through loop completion . In ASPLOS Workshop on Runtime Environments\/Systems, Layering, and Virtualized Environments , 2011 . D. Davis and K. Hazelwood. Improving region selection through loop completion. In ASPLOS Workshop on Runtime Environments\/Systems, Layering, and Virtualized Environments, 2011."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.102"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379241"},{"key":"e_1_3_2_1_13_1","volume-title":"Workshop on Parallel Execution of Sequential Programs on Multicore Architectures","author":"Ha J.","year":"2009","unstructured":"J. Ha , M. Haghighat , S. Cong , and K. McKinley . A concurrent trace-based just-in-time compiler for single-threaded javascript . In Workshop on Parallel Execution of Sequential Programs on Multicore Architectures , 2009 . J. Ha, M. Haghighat, S. Cong, and K. McKinley. A concurrent trace-based just-in-time compiler for single-threaded javascript. In Workshop on Parallel Execution of Sequential Programs on Multicore Architectures, 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950412"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542431.1542435"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.22"},{"key":"e_1_3_2_1_17_1","volume-title":"Using the LLVM compiler infrastructure for optimised, asynchronous dynamic translation in QEMU. Master's thesis","author":"Jeffery A.","year":"2009","unstructured":"A. Jeffery . Using the LLVM compiler infrastructure for optimised, asynchronous dynamic translation in QEMU. Master's thesis , University of Adelaide , Australia , 2009 . A. Jeffery. Using the LLVM compiler infrastructure for optimised, asynchronous dynamic translation in QEMU. Master's thesis, University of Adelaide, Australia, 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"Design and implementation of a lightweight dynamic optimization system","volume":"6","author":"Lu J.","year":"2004","unstructured":"J. Lu , H. Chen , P.-C. Yew , and W.-C. Hsu . Design and implementation of a lightweight dynamic optimization system . Journal of Instruction-Level Parallelism , 6 : 1 -- 24 , 2004 . J. Lu, H. Chen, P.-C. Yew, and W.-C. Hsu. Design and implementation of a lightweight dynamic optimization system. Journal of Instruction-Level Parallelism, 6:1--24, 2004.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346256.1346263"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_24_1","unstructured":"The hardware performance monitoring interface for Linux.  The hardware performance monitoring interface for Linux."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.29"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303224"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220166"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941583"}],"event":{"name":"CGO '12: Annual IEEE\/ACM International Symposium on Code Generation and Optimization","location":"San Jose California","acronym":"CGO '12","sponsor":["IEEE CS uArch","SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the Tenth International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259030","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2259016.2259030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:07Z","timestamp":1750236547000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259030"}},"subtitle":["a multi-threaded and retargetable dynamic binary translator on multicores"],"short-title":[],"issued":{"date-parts":[[2012,3,31]]},"references-count":28,"alternative-id":["10.1145\/2259016.2259030","10.1145\/2259016"],"URL":"https:\/\/doi.org\/10.1145\/2259016.2259030","relation":{},"subject":[],"published":{"date-parts":[[2012,3,31]]},"assertion":[{"value":"2012-03-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}