{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:33Z","timestamp":1750307013355,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["246810 NANOSYS"],"award-info":[{"award-number":["246810 NANOSYS"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["260021_126517\/1"],"award-info":[{"award-number":["260021_126517\/1"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2012,8]]},"abstract":"<jats:p>In three-dimensional (3D) integrated circuits, the effect of process variations on clock skew differs from 2D circuits. The combined effect of inter-die and intra-die process variations on the design of 3D clock distribution networks is considered in this article. A statistical clock skew model incorporating both the systematic and random components of process variations is employed to describe this effect. Two regular 3D clock tree topologies are investigated and compared in terms of clock skew variation. The statistical skew model used to describe clock skew variations is verified through Monte-Carlo simulations. The clock skew is shown to change in different ways with the number of planes forming the 3D IC and the clock network architecture. Simulations based on a 45-nm CMOS technology show that the maximum standard deviation of clock skew can vary from 15 ps to 77 ps. Results indicate that simply increasing the number of planes of a 3D IC does not necessarily lead to lower skew variation and higher operating frequencies. A multigroup 3D clock tree topology is proposed to effectively mitigate the variability of clock skew. Tradeoffs between the investigated 3D clock distribution networks and the number of planes comprising a 3D circuit are discussed and related design guidelines are offered. The skew variation in 3D clock trees is also compared with the skew variation of clock grids.<\/jats:p>","DOI":"10.1145\/2287696.2287703","type":"journal-article","created":{"date-parts":[[2012,8,21]],"date-time":"2012-08-21T13:06:30Z","timestamp":1345554390000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Effect of process variations in 3D global clock distribution networks"],"prefix":"10.1145","volume":"8","author":[{"given":"Hu","family":"Xu","sequence":"first","affiliation":[{"name":"Integrated Systems Lab - EPFL, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"Integrated Systems Lab - EPFL, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"Integrated Systems Lab - EPFL, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,8,15]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009993"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831573"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 659--662","author":"Akopyan F.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366212"},{"volume-title":"Proceedings of the International Workshop on Statistical Metrology. 14--17","author":"Azuma A.","key":"e_1_2_1_5_1"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design. 118--122","author":"Bakoglu H. B.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"e_1_2_1_9_1","unstructured":"Cadence Design Systems. 2008. Virtuoso Spectre Circuit Simulator User Guide 7.0.1 Ed. Cadence Design Systems Inc.  Cadence Design Systems. 2008. Virtuoso Spectre Circuit Simulator User Guide 7.0.1 Ed. Cadence Design Systems Inc."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009952"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 604--609","author":"Garg S.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974902"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.114"},{"key":"e_1_2_1_19_1","unstructured":"ITRS. 2009. International technology roadmap for semiconductors. http:\/\/www.itrs.net\/  ITRS. 2009. International technology roadmap for semiconductors. http:\/\/www.itrs.net\/"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.953503"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825835"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 486--491","author":"Kim T.-Y.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379043"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design. 129--132","author":"Malavasi E.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 1206--1211","author":"Mondal M.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"volume-title":"Proceedings of Electronic Components and Technology Conference. 394--398","author":"Newman M.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","unstructured":"NIMO ASU. 2008. ASU predictive technology model. http:\/\/ptm.asu.edu\/  NIMO ASU. 2008. ASU predictive technology model. http:\/\/ptm.asu.edu\/"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 62--67","author":"Orshansky M.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","unstructured":"Pavlidis V. and Friedman E. 2009a. Three-Dimensional Integrated Circuit Design. Morgan Kaufmann.   Pavlidis V. and Friedman E. 2009a. Three-Dimensional Integrated Circuit Design. Morgan Kaufmann."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 651--654","author":"Pavlidis V.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594303"},{"volume":"88","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference.","author":"Restle P.","key":"e_1_2_1_36_1"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 784--787","author":"Savidis I.","key":"e_1_2_1_37_1"},{"volume-title":"Proceedings of the IEEE International SOC Conference. 351--356","author":"Sundareswaran S.","key":"e_1_2_1_38_1"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.827350"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811107"},{"volume-title":"Proceedings of the IEEE\/ACM Asia South Pacific Design Automation Conference. 621--626","author":"Yang J.","key":"e_1_2_1_42_1"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 441--444","author":"Zarkesh-Ha P.","key":"e_1_2_1_43_1"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 175--180","author":"Zhao X.","key":"e_1_2_1_44_1"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2287696.2287703","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2287696.2287703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:04Z","timestamp":1750236544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2287696.2287703"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["10.1145\/2287696.2287703"],"URL":"https:\/\/doi.org\/10.1145\/2287696.2287703","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2012,8]]},"assertion":[{"value":"2011-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}