{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:33Z","timestamp":1750307013774,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2012,8]]},"abstract":"<jats:p>As VLSI technology continues scaling, increasingly significant parametric variations and increasingly prevalent defects present unprecedented challenges to VLSI design at nanometer scale. Specifically, performance variability has hindered performance scaling, while soft errors become an emerging problem for logic computation at recent technology nodes. In this article, we leverage the existing Totally Self-Checking (TSC)\/Strongly Fault-Secure (SFS) logic design techniques, and propose Resilient and Adaptive Performance (RAP) logic for maximum adaptive performance and soft error resilience in nanoscale computing. RAP logic clears all timing errors in the absence of external soft errors, albeit at a higher area\/power cost compared with Razor logic. Our experimental results further show that dual-rail static (Domino) RAP logic outperforms alternative Delay-Insensitive (DI) code-based static (Domino) RAP logic with less area, higher performance, and lower power consumption for the large test cases, and achieves an average of 2.29(2.41)\u00d7 performance boost, 2.12(1.91)\u00d7 layout area, and 2.38(2.34)\u00d7 power consumption compared with the traditional minimum area static logic based on the Nangate 45-nm open cell library.<\/jats:p>","DOI":"10.1145\/2287696.2287705","type":"journal-article","created":{"date-parts":[[2012,8,21]],"date-time":"2012-08-21T13:06:30Z","timestamp":1345554390000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Resilient and adaptive performance logic"],"prefix":"10.1145","volume":"8","author":[{"given":"Bao","family":"Liu","sequence":"first","affiliation":[{"name":"University of Texas at San Antonio, San Antonio, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuemei","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Texas at San Antonio, San Antonio, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fiona","family":"Teshome","sequence":"additional","affiliation":[{"name":"University of Texas at San Antonio, San Antonio, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,8,15]]},"reference":[{"volume-title":"Proceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'08)","author":"Alioto M.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1961.tb01630.x"},{"volume-title":"-C","year":"1987","author":"Avizienis A.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","unstructured":"Blish R. Dellin T. Huber S. Johnson M. Maiz J. etal 2003. Critical reliability challenges for the international technology roadmap for semiconductors (ITRS). Tech. rep. 03024377A-TR International SEMATECH Technology Transfer.  Blish R. Dellin T. Huber S. Johnson M. Maiz J. et al. 2003. Critical reliability challenges for the international technology roadmap for semiconductors (ITRS). Tech. rep. 03024377A-TR International SEMATECH Technology Transfer."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 2136--2139","author":"Bolchini C.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676034"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2255"},{"volume-title":"Advanced Digital Design with the Verilog HDL","author":"Ciletti M. D.","key":"e_1_2_1_8_1"},{"volume-title":"Proceedings of the International Cadence Usergroup Conference.","year":"2002","author":"Cummings C. E.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.285745"},{"key":"e_1_2_1_11_1","first-page":"257","article-title":"Fault-Tolerant computer systems","volume":"128","author":"Depledge P. G.","year":"1981","journal-title":"IEEE Proc."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675475"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"volume-title":"Proceedings of the Micro Conference.","author":"Ernst D.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"volume-title":"Proceedings of the MAPLD International Conference.","author":"Garg R.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","unstructured":"G\u00f6essel M. Ocheretny V. Sogomonyan E. and Marienfeld D. 2008. New Methods of Concurrent Checking. Springer.  G\u00f6essel M. Ocheretny V. Sogomonyan E. and Marienfeld D. 2008. New Methods of Concurrent Checking. Springer."},{"volume-title":"Proceedings of the Synopsys User Group Conference.","year":"1994","author":"Golson S.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.21"},{"volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems.","year":"2010","author":"Liu B.","key":"e_1_2_1_22_1"},{"volume-title":"Proceedings of the International Symposium on Asynchronous Circuits and Systems. 36--45","author":"Lloyd D. W.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223620"},{"volume-title":"Proceedings of the IFIP VLSI-SoC Conference.","author":"Mitra S.","key":"e_1_2_1_25_1"},{"volume-title":"Error Correction Coding: Mathematical Methods and Algorithms","author":"Moon T. K.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of the International Symposium on the Theory of Switching. 204--243","author":"Muller D. E.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","unstructured":"Nangate. 2008. Nangate open cell library. http:\/\/openeda.si2.org\/projects\/nangatelib\/  Nangate. 2008. Nangate open cell library. http:\/\/openeda.si2.org\/projects\/nangatelib\/"},{"volume-title":"Proceedings of the Custom Integrated Circuits Conference. 301--304","author":"Pagiamtzis K.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/26.48885"},{"volume-title":"Proceedings of the International Conference on Computer Design.","author":"Singh M.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"key":"e_1_2_1_33_1","first-page":"280","article-title":"Design of built-in self-checking monitoring circuits for combinational devices","volume":"35","author":"Sonomonyan E. S.","year":"1974","journal-title":"Autom. Remote Control"},{"key":"e_1_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Sparso J. and Furber S. 2001. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic.   Sparso J. and Furber S. 2001. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic.","DOI":"10.1007\/978-1-4757-3385-3"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems.","author":"Sun F.","key":"e_1_2_1_35_1"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288620"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"e_1_2_1_39_1","unstructured":"Weste N. H. E. and Harris D. M. 2011. CMOS VLSI Design: A Circuits and Systems Perspective 4th Ed. Addison-Wesley.   Weste N. H. E. and Harris D. M. 2011. CMOS VLSI Design: A Circuits and Systems Perspective 4 th Ed. Addison-Wesley."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544541"},{"volume-title":"Proceedings of the MAPLD International Conference.","author":"Zheng J.","key":"e_1_2_1_42_1"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2287696.2287705","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2287696.2287705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:04Z","timestamp":1750236544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2287696.2287705"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":42,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["10.1145\/2287696.2287705"],"URL":"https:\/\/doi.org\/10.1145\/2287696.2287705","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2012,8]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}