{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:18Z","timestamp":1750306998195,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,25]],"date-time":"2012-06-25T00:00:00Z","timestamp":1340582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,25]]},"DOI":"10.1145\/2304576.2304597","type":"proceedings-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:31:21Z","timestamp":1340803881000},"page":"143-152","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["HiRe"],"prefix":"10.1145","author":[{"given":"Liang","family":"Han","sequence":"first","affiliation":[{"name":"Qualcomm, San Diego, CA, USA"}]},{"given":"Xiaowei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Intel, Hillsboro, OR, USA"}]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876479"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291020"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339678"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605401"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320116"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264189"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/520793.825732"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"e_1_3_2_1_12_1","volume-title":"January","author":"Renau J.","year":"2005","unstructured":"J. Renau , B. Fraguela , J. Tuck , W. Liu , M. Prvulovic , L. Ceze , S. Sarangi , P. Sack , K. Strauss , and P. Montesinos . SESC Simulator , January 2005 . http:\/\/sesc.sourceforge.net. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator, January 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088173"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224451"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339650"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"e_1_3_2_1_17_1","volume-title":"Hot Chips","author":"Tremblay M.","year":"1999","unstructured":"M. Tremblay . MAJC : Microprocessor Architecture for Java Computing . Hot Chips , August 1999 . M. Tremblay. MAJC: Microprocessor Architecture for Java Computing. Hot Chips, August 1999."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"e_1_3_2_1_19_1","volume-title":"CGO","author":"Zhai A.","year":"2004","unstructured":"A. Zhai , C. B. Colohan , J. G. Steffan , and T. C. Mowry . Compiler optimization of Memory-Resident value communication between speculative threads . In CGO , 2004 . A. Zhai, C. B. Colohan, J. G. Steffan, and T. C. Mowry. Compiler optimization of Memory-Resident value communication between speculative threads. In CGO, 2004."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345251"},{"key":"e_1_3_2_1_21_1","volume-title":"A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical report","author":"Zhang Y.","year":"1998","unstructured":"Y. Zhang , L. Rauchwerger , and J. Torrellas . A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical report , 1998 . Y. Zhang, L. Rauchwerger, and J. Torrellas. A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical report, 1998."}],"event":{"name":"ICS'12: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"San Servolo Island, Venice Italy","acronym":"ICS'12"},"container-title":["Proceedings of the 26th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304597","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2304576.2304597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:47Z","timestamp":1750236527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304597"}},"subtitle":["using hint & release to improve synchronization of speculative threads"],"short-title":[],"issued":{"date-parts":[[2012,6,25]]},"references-count":21,"alternative-id":["10.1145\/2304576.2304597","10.1145\/2304576"],"URL":"https:\/\/doi.org\/10.1145\/2304576.2304597","relation":{},"subject":[],"published":{"date-parts":[[2012,6,25]]},"assertion":[{"value":"2012-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}