{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:17Z","timestamp":1750306997652,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,25]],"date-time":"2012-06-25T00:00:00Z","timestamp":1340582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,25]]},"DOI":"10.1145\/2304576.2304599","type":"proceedings-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:31:21Z","timestamp":1340803881000},"page":"163-172","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":41,"title":["CATS"],"prefix":"10.1145","author":[{"given":"Quan","family":"Chen","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Minyi","family":"Guo","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai, China"}]},{"given":"Zhiyi","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Otago, Dunedin, New Zealand"}]}],"member":"320","published-online":{"date-parts":[[2012,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00224-002-1057-3"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.105"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088163"},{"key":"e_1_3_2_1_4_1","volume-title":"Adaptive mesh refinement for hyperbolic partial differential equations. Journal of computational Physics, 53(3):484--512","author":"Berger M.","year":"1984","unstructured":"M. Berger and J. Oliger . Adaptive mesh refinement for hyperbolic partial differential equations. Journal of computational Physics, 53(3):484--512 , 1984 . M. Berger and J. Oliger. Adaptive mesh refinement for hyperbolic partial differential equations. Journal of computational Physics, 53(3):484--512, 1984."},{"key":"e_1_3_2_1_5_1","first-page":"501","volume-title":"SODA'08","author":"Blelloch G.","year":"2008","unstructured":"G. Blelloch , R. Chowdhury , P. Gibbons , V. Ramachandran , S. Chen , and M. Kozuch . Provably good multicore cache performance for divide-and-conquer algorithms . In SODA'08 , pages 501 -- 510 . Society for Industrial and Applied Mathematics , 2008 . G. Blelloch, R. Chowdhury, P. Gibbons, V. Ramachandran, S. Chen, and M. Kozuch. Provably good multicore cache performance for divide-and-conquer algorithms. In SODA'08, pages 501--510. Society for Industrial and Applied Mathematics, 2008."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989553"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0107"},{"key":"e_1_3_2_1_8_1","volume-title":"Programming with POSIX threads","author":"Butenhof D.","year":"1997","unstructured":"D. Butenhof . Programming with POSIX threads . Addison-Wesley Longman Publishing Co., Inc. Boston, MA, USA , 1997 . D. Butenhof. Programming with POSIX threads. Addison-Wesley Longman Publishing Co., Inc. Boston, MA, USA, 1997."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.32"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.32"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248396"},{"key":"e_1_3_2_1_12_1","volume-title":"Mar.","author":"Cole R.","year":"2011","unstructured":"R. Cole and V. Ramachandran . Analysis of Randomized Work Stealing with False Sharing. ArXiv e-prints , Mar. 2011 . R. Cole and V. Ramachandran. Analysis of Randomized Work Stealing with False Sharing. ArXiv e-prints, Mar. 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038037.1941568"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277725"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(92)90012-C"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/330577"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161079"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470425"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693459"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630048"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504186"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1988796.1988804"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995942"},{"key":"e_1_3_2_1_24_1","first-page":"217","volume-title":"EuroPar'10","author":"Quintin J.-N.","year":"2010","unstructured":"J.-N. Quintin and F. Wagner . Hierarchical work-stealing . In EuroPar'10 , pages 217 -- 229 . Springer-Verlag , 2010 . J.-N. Quintin and F. Wagner. Hierarchical work-stealing. In EuroPar'10, pages 217--229. Springer-Verlag, 2010."},{"key":"e_1_3_2_1_25_1","volume-title":"Intel threading building blocks. O'Reilly","author":"Reinders J.","year":"2007","unstructured":"J. Reinders . Intel threading building blocks. O'Reilly , 2007 . J. Reinders. Intel threading building blocks. O'Reilly, 2007."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508259"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542290"},{"key":"e_1_3_2_1_28_1","first-page":"139","volume-title":"VLSI-DAT'10","author":"Yang T.","year":"2010","unstructured":"T. Yang , C. Lin , and C. Yang . Cache-aware task scheduling on multi-core architecture . In VLSI-DAT'10 , pages 139 -- 142 . IEEE, 2010 . T. Yang, C. Lin, and C. Yang. Cache-aware task scheduling on multi-core architecture. In VLSI-DAT'10, pages 139--142. IEEE, 2010."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.15"}],"event":{"name":"ICS'12: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"San Servolo Island, Venice Italy","acronym":"ICS'12"},"container-title":["Proceedings of the 26th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304599","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2304576.2304599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:47Z","timestamp":1750236527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304599"}},"subtitle":["cache aware task-stealing based on online profiling in multi-socket multi-core architectures"],"short-title":[],"issued":{"date-parts":[[2012,6,25]]},"references-count":29,"alternative-id":["10.1145\/2304576.2304599","10.1145\/2304576"],"URL":"https:\/\/doi.org\/10.1145\/2304576.2304599","relation":{},"subject":[],"published":{"date-parts":[[2012,6,25]]},"assertion":[{"value":"2012-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}